Plasma enhanced chemical vapor deposition of nanocrystalline graphene and device fabrication development by Schmidt, Marek Edward
University of Southampton Research Repository
ePrints Soton
Copyright © and Moral Rights for this thesis are retained by the author and/or other 
copyright owners. A copy can be downloaded for personal non-commercial 
research or study, without prior permission or charge. This thesis cannot be 
reproduced or quoted extensively from without first obtaining permission in writing 
from the copyright holder/s. The content must not be changed in any way or sold 
commercially in any format or medium without the formal permission of the 
copyright holders.
  
 When referring to this work, full bibliographic details including the author, title, 
awarding institution and date of the thesis must be given e.g.
AUTHOR (year of submission) "Full thesis title", University of Southampton, name 
of the University School or Department, PhD Thesis, pagination
http://eprints.soton.ac.ukUNIVERSITY OF SOUTHAMPTON
FACULTY OF PHYSICAL AND APPLIED SCIENCES
Electronics and Computer Science
Plasma enhanced chemical vapor deposition of nanocrystalline
graphene and device fabrication development
by
Marek Edward Schmidt
Thesis for the degree of Doctor of Philosophy
October 2012
Supervisor: Dr. Harold M.H. ChongUNIVERSITY OF SOUTHAMPTON
ABSTRACT
FACULTY OF PHYSICAL AND APPLIED SCIENCES
Electronics and Computer Science
Doctor of Philosophy
PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION OF
NANOCRYSTALLINE GRAPHENE AND DEVICE FABRICATION
DEVELOPMENT
by Marek Edward Schmidt
Large area growth of high quality graphene remains a challenge, and is currently domi-
nated by chemical vapor deposition (CVD) on metal catalyst lms. This method requires
a transfer of the graphene onto an insulating substrate for electronic applications, and
the graphene lm quality and performance can vary with the transfer. A more at-
tractive approach is plasma enhanced chemical vapor deposition (PECVD) of graphene
and nanocrystalline graphene (NCG) directly on insulating substrates. The aim of this
project was to explore the deposition process and microfabrication processes based on
these NCG lms.
A deposition process for nanocrystalline graphene was developed in this work based on
parallel-plate PECVD. NCG with thicknesses between 3 and 35nm were deposited di-
rectly on wet thermal oxidized silicon wafers with diameter of 150mm, quartz glass and
sapphire glass. High NCG thickness uniformities of 87% over full wafer were achieved.
Surface roughness was measured by atomic force microscopy and shows root mean square
(RMS) values of less than 0.23nm for 3nm thin lms. NCG lms deposited on quartz
and sapphire show promising performance as transparent conductor with 13k
= sheet
resistance at 85% transparency.
Furthermore, the suitability of the developed PECVD NCG lms for microfabrication
was demonstrated. Microfabrication process development was focused on four device
types. NCG membranes were fabricated based on through-wafer inductively coupled
plasma etching from the back, and consecutive membrane release by HF vapor etching.
The fabrication of suspended NCG strips, based on HF vapor release, shows promising
results, but was not entirely successful due to insucient thickness of the sacricial ox-
ide. Top gated NCG strips are successfully fabricated, and the increased modulation
by the top gate is demonstrated. Finally, NCG nanowire fabrication is performed on
150mm wafers. Experiments yielded an increased back gate modulation eect by a re-
duced NCG thickness, although no nanowire formation was observed.
A highly accurate focused ion beam (FIB) prototyping technique was developed and
applied to exfoliated graphene in this work. This technique systematically avoids any
exposure of the graphene to Ga+-ions through the use of an alignment marker system,
achieving alignment accuracies better than 250nm. Contacts were deposited by FIB- or
e-beam-assisted tungsten deposition, and FIB trench milling was used to conne con-
duction to a narrow channel. A channel passivation method based on e-beam-assisted
insulator deposition has been demonstrated, and showed a reduction of ion damage to
the graphene. Three fabricated transistor structures were electrically characterized.☙  To my wife, Akiko  ❧
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Introduction
Graphene, a one-atom thin carbon crystal, is an extraordinary material in many regards.
It is a zero bandgap semiconductor with linear energy dispersion relation near the Dirac
points, where conduction and valence band touch. Carriers are thus described as massless
Dirac fermions, traveling at near relativistic speed. This provides a very high carrier
mobility that is regarded as a possibility for improved transistor speed and reduced
power consumption, and makes graphene a contestant as a possible successor of silicon
in the post-Moore era. The bandgap changes when multiple graphene layers are stacked,
and is further tunable by an applied electric eld perpendicular to the graphene lm.
The mechanical strength of graphene is several times higher than the one of silicon
or iron. The importance of graphene was honored very recently by the Nobel Prize
committee. The Nobel Prize in Physics 2010 has been awarded to Prof. Andre Geim
and Prof. Konstantin Novoselov, the researchers who were rst to discover and isolate
a monolayer of graphene [4].
The most common methods used for obtaining graphene for planar applications are
mechanical exfoliation from highly oriented pyrolytic graphite (HOPG) [4], epitaxial
growth on silicon carbide [5], and chemical vapor deposition (CVD) on transition metals
[6, 7]. So far, exfoliated graphene oers the largest mono-crystalline and defect free
domains. However, the random shape, size and location of exfoliated graphene, and
the fact that it does not currently scale beyond 1mm, makes it unsuitable for large
area device fabrication. Graphene grown by epitaxy on SiC, on the other hand, oers
high crystal quality over large areas, however, the recent progress is suering from the
inherent surface steps that form during growth, and the high cost of SiC substrates.
The CVD deposition of graphene on metal substrates at high temperatures requires a
consecutive transfer step onto an insulating surface for electronic device applications.
This transfer process is constantly improved and has been demonstrated for areas of
30inch in diameter [8]. Nevertheless, electric properties of such transferred lms are
worse than those of exfoliated graphene, partially due to the transfer step introducing
defects.
None of these methods is currently good enough to allow wide commercial application
of graphene. It is therefore necessary to develop deposition techniques that are able to
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yield large area graphene directly on insulating substrates [9]. Plasma-enhanced chemical
vapor deposition (PECVD), a method that has not yet seen a lot of attention in respect of
graphene research, is identied as ideally suited for this task. The parallel plate PECVD
system Nanofab 1000 Agile, which is congured for carbon nanotube (CNT) growth
based on CH4, is used for nanocrystalline graphene (NCG) deposition in collaboration
with Oxford Instruments. The novel, large area PECVD deposition method of NCG
developed in this work is, in contrast to CNT growth on metal nanoparticles, performed
directly on SiO2 thin lms, quartz glass and sapphire.
A technique for rapid prototyping of electronic devices on exfoliated graphene by
focused ion beam (FIB) and scanning electron microscopy (SEM) lithography was de-
veloped in this work, as well. As mentioned earlier, randomly distributed akes with
various numbers of layers and individual size are obtained in the process of mechanical
exfoliation from HOPG. Therefore, rapid prototyping methods are employed for pat-
terning and contacting such akes. Direct electron beam lithography with a consecutive
metal lift-o is already widely used [10], but it is resist based (a known contaminant)
and requires samples with elaborate alignment structures. Graphene device fabrication
using focused helium ion beam technology has also been investigated [11{13]. In this
work, the third available rapid prototyping method was investigated: Focused gallium
ion beam. The dual integration of the FIB with a high resolution SEM allows damage-
free in-situ SEM examination of the graphene and individual milling or deposition of
various materials through the use of a gas injection system (GIS). FIB technology is
tested and well established, and benets from a wide availability. The FIB/SEM pro-
totyping technique developed in this work relies on alignment marks to strictly avoid
any detrimental exposure of the graphene to ions, while achieving very high accuracy.
Furthermore, a fabrication path towards structures which are entirely fabricated within
the FIB/SEM microscope is proposed.
Structure of thesis
In the following Chapter 2 of this thesis, literature concerning graphene is reviewed. This
includes methods used to obtain graphene, graphene applications and device fabrication
based on graphene. Also, focused ion beam technology and its application to graphene
is reviewed. The large area, metal-free PECVD deposition of NCG directly on silicon
dioxide is explained in Chapter 3. NCG is deposited on 150mm wafers and dierent
aspects of these lms are investigated. The performance of the developed lms for
transparent conductor applications is discussed as well. Extensive device fabrication
process development based on the obtained NCG is then carried outs in Chapter 4. The
compatibility of the developed NCG with planar microfabrication is demonstrated by the
fabrication of membrane devices, suspended beams, top gated structures and nanowires.
Electrical characterization of several devices is reported. In Chapter 5, the highly-
accurate FIB prototyping technique is introduced, and the electrical characterization
of three transistors is discussed. Finally, the thesis is concluded in Chapter 6 and
suggestions for future work are provided.Chapter 2
Literature review
Graphene is a one-atom thin carbon layer with a hexagonal honeycomb crystal structure.
It is the building block of graphite, which is a stack of numerous graphene sheets.
Furthermore, it can be used to construct carbon nanotubes (CNT) or fullerenes. This
relation is illustrated in Figure 2.1. The carbon atoms in graphene are sp2 hybridized,
meaning that they have three in-plane  bonds to neighbor atoms, and one free  orbital
perpendicular to the sheet. The distance of each carbon atom to its three in-plane
neighbors is 0.142nm.
This Chapter is a review of the dierent aspects of this extraordinary material. Start-
ing with the band structure and the electronic properties in Section 2.1, several other
properties will be discussed in Section 2.2, such as mechanical strength, thermal con-
ductivity, surface-to-mass ratio and optical properties. In Section 2.3, procedures used
Figure 2.1: Relationship between graphene (top) and fullerene (left), CNT (mid-
dle) and graphite (right), respectively. Reproduced from [14].
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to detect and characterize graphene will be discussed, which includes the optical con-
trast method and Raman spectroscopy. The scattering eects giving rise to the dierent
Raman peaks are reviewed, as well. The various methods used to obtain graphene will
then be discussed and compared in Section 2.4, with a focus on the question whether
the obtained graphene is suitable for large area device fabrication. In Section 2.5 and
Section 2.6, graphene applications and graphene related device fabrication processes,
respectively, will be discussed. An introduction into focused ion beam (FIB) technology
and its application to graphene device prototyping will then be discussed in Section 2.7.
Finally, the Chapter will be summarized in Section 2.8.
2.1 Band structure and electronic properties of graphene
Many of the electronic phenomena of graphene, such as the room-temperature electron
mobility of 100000cm2 V 1 s 1 [15] (theoretical limit  200000cm2 V 1 s 1 [16]) and
the quantum Hall eect observable even at room temperature, can be explained with
the band structure of graphene.
2.1.1 Calculation of rst Brillouin zone
The band structure is conveniently described in the reciprocal lattice, also called mo-
mentum space or k-space. This momentum space is related to the crystal structure of a
material. The graphene unit cell is dened by the three primitive vectors
a1 =
p
3a=2; a=2; 0

; a2 =
p
3a=2;  a=2; 0

and a3 = (0; 0; 1);
where a = 0:246nm. Since graphene is a two-dimensional crystal, the third vector
a3 is the perpendicular unit vector. The graphene crystal structure, together with
the primitive vectors, is shown in Figure 2.2a. The alternative vectors a0
1 and a0
2 are
only shown for completeness as they are also sometimes encountered in literature. The
reciprocal primitive vectors are dened by the following relationship:
b1 = 2
a2  a3
a1  (a2  a3)
; b2 = 2
a3  a1
a2  (a3  a1)
and b3 = 2
a1  a2
a3  (a1  a2)
:
Using the above primitive vectors, we thus obtain
b1 =

2=
p
3a; 2=a; 0

; b2 =

2=
p
3a;  2=a; 0

and b2 = (0; 0; 2):
Figure 2.2b shows the reciprocal primitive vectors and rst Brillouin zone.
The two points K and K0 at the corners of the graphene Brillouin zone are called
Dirac points and are particularly important, as will be shown later.Chapter 2 Literature review 5
(a) (b)
Figure 2.2: (a) Two possible ways of dening the elementary cell of graphene.
(b) First Brillouin zone of graphene.
2.1.2 Tight-binding model
The band structure of graphene was rst discussed by P. R. Wallace in 1947, with the
aim to nd an approximate model for the band structure of graphite [17]. By considering
the interaction with the wave function of only two next neighbors (electrons can only
hop to nearest- and next-nearest-neighbor), the tight binding model is calculated by
E(kx;ky) = 
v u
u t1 + 4cos
 p
3kxa
2
!
cos

kya
2

+ 4cos2

kya
2

(2.1)
where  = 2:7eV is the nearest-neighbor hopping energy. A 3D model of this solution
in the rst Brillouin zone is shown in Figure 2.3.
2.1.3 Dispersion relation near K- and K0-point
The tight-binding model shows a very unique feature at the minima near the K- and
K0-points of the reciprocal lattice, i.e. linear dispersion relation. For other crystals
(including silicon), the region close to minima (
  !
k = 0) can be approximated by the
quadratic curve
E =
}2   !
k 2
2m0
with } the reduced Planck constant and m0 the eective mass. In monolayer graphene,
however, it was found that the eective mass of the charge carrier is zero. For the small
region around the K- and K0-points, the tight-binding model can thus be reduced to [18]
E = }vF
q
k2
x + k2
y (2.2)
with vF = 106 m/s the Fermi velocity (speed of light c = 300vF). This unique linear
dispersion relation with zero bandgap near the K-point is illustrated in Figure 2.4a-i,
and the band shape is called Dirac cone.6 Chapter 2 Literature review
Figure 2.3: The two-dimensional tight binding energy surface of monolayer
graphene. Dirac cones (linear dispersion) visible at K- and K0-points.
(a) (b)
Figure 2.4: (a) Band structure of (i) monolayer graphene, (ii) graphene nanorib-
bons, (iii) bilayer graphene and (iv) bilayer graphene with a perpendicular elec-
trical eld applied. Reproduced from [19]. (b) Ambipolar electric eld eect in
single-layer graphene. Reproduced from [14].
Based on the assumption that monolayer graphene is a zero bandgap material as
shown above, one would expect that for the Fermi level at the Dirac point, the resistivity
would become innite. This is, however, not the case, as shown in Figure 2.4b: For gate
voltage VG = 0V a resistance of 7k
 is measured. The reason for this phenomenon
is believed to be out of plane deformation of graphene. Graphene is assumed to be a
perfect two-dimensional material; however, it has been shown that suspended grapheneChapter 2 Literature review 7
develops out-of-plane ripples with amplitude of around 1nm [14, 20, 21]. This out-of-
plane ripple movement leads to scatter centers, and thus it is not possible to shut o
conduction entirely.
It has been further shown by calculations and experiments that the band structure
changes signicantly with increasing number of graphene layers [22]. Bi-layer graphene,
for example, has a parabolic band structure with slight band overlap, resulting in semi-
metallic characteristics (see Figure 2.4a-iii).
2.1.4 Opening a bandgap in graphene
For transistor applications it is necessary for a material to exhibit a bandgap that is small
enough to allow a signicant amount of charge carriers to be readily excited, and large
enough (more than 500meV [23]) to permit depletion (and thus shutting o conduction)
at ambient conditions. As explained above, monolayer graphene and bilayer graphene
both have a bandgap of zero. Therefore, methods to open a bandgap in graphene are
extensively investigated, which could eventually pave the way towards graphene-based
logic circuits.
2.1.4.1 Biased bilayer graphene
When applying an electrical eld perpendicular to bilayer graphene, a bandgap opens
as illustrated in Figure 2.4a-vi. This particular parabolic band structure near the K-
point with dent is sometimes called Mexican-hat shape [19]. The bandgap can be up to
250meV at eld strengths of 3  107 V/cm [24, 25]. However, since it disappears upon
removal of the electrical eld, this method to induce a bandgap is of little practical use,
especially for low-power or battery-powered applications. To apply such a perpendicular
electrical eld, a sandwich structure with the graphene encapsulated between a top and
bottom gate electrode is necessary [26]. A schematic cross section of such a structure is
shown in Figure 2.25 (middle device) on page 29.
2.1.4.2 Graphene nanoribbons (GNR)
A honeycomb crystal can comprise two dierent edge structures, called armchair and
zigzag, respectively [27] (see Figure 2.5a). Computations were done on migration of
graphene zigzag edges [28], considering energetics and kinetics. The edge geometry has
also inuence on the band structure. It had been shown that zigzag graphene ribbons
([10] direction) are metallic, while armchair ribbons ([21] direction) exhibit a bandgap
with a width dependent band gap [5, 29{32]. Calculations and experiments show that
for a bandgap of 200meV widths below 20nm are necessary. To achieve this, electron
beam lithography or mechanical derivation can be used. The band structure of such a
nanoribbon is schematically illustrated in Figure 2.4a-ii.
The two distinct edge orientations manifest themselves also in exfoliated graphene
and can be observed by optical microscopy [14], as illustrated in Figure 2.5b.8 Chapter 2 Literature review
(a) (b)
Figure 2.5: (a) The two possible edge geometries of planar hexagonal crystals:
zigzag or armchair. (b) Optical detection of graphene crystal orientation. (b)
reproduced from [14].
Figure 2.6: Quantum Hall eect in graphene as a function of charge-carrier
concentration. Reprinted gure with permission from [27]. Copyright 2009 by
the American Physical Society.
2.1.5 Quantum Hall eect at room temperature
The quantum Hall eect is the quantum-mechanical manifestation of the Hall eect.
Typically, it can only be observed in two-dimensional electron systems at low tem-
peratures and strong magnetic elds. The Hall conductivity xy then takes on quan-
tized values. In bilayer graphene, this eect of quantized conductivity can be ob-
served even at room temperatures [33{36], and the plateaus of the hall conductivity
xy = (4e2=h)(N + 1=2) are shown in Figure 2.6. The position of the plateaus are
shifted because the charge carrier in graphene mimic Dirac fermions [36].
Due to this remarkable property of graphene, exhibiting quantum-mechanical eects
even at room temperature, the physics community benets signicantly from this ma-
terial.Chapter 2 Literature review 9
2.2 Other properties of graphene
The large interest in graphene is not exclusively due to its electronic properties. Graphene
is also a material with excellent mechanical, thermal and optical properties. Further-
more, a single layer of graphene has a very high surface to mass ratio. In this Section,
the current knowledge of non-electronic properties of graphene will be reviewed.
2.2.1 Mechanical strength
The strength, elasticity or hardness are very important information when working with
materials. It allows the prediction of resonance frequencies, helps to determine necessary
dimensions to withstand a given external force, or allows calculation of inuence on
electrical properties by mechanical stress. Standard methods to characterize thin lm
materials include bulge testing, buckling, wafer curvature, nanoindentation, measurement
of resonance frequency and microtensile testing [37, 38].
Although graphene layer can be dicult to handle, mechanical properties have been
extracted using several of these methods. An ultimate tensile strength of max =
130GPa and Young's modulus of E = 1:0TPa (5.5 times as high as silicon) were
obtained from AFM nanoindentation experiments on suspended exfoliated graphene
[39]. The suspended graphene structure and measurement method are schematically
illustrated in Figure 2.7a. Nanobulge experiments, as illustrated in Figure 2.7b, where
a cavity with a dened pressure is sealed using a monolayer graphene sheet, were used
to extract an elastic constant of 39020N/m [40]. However, no calculations were done
to obtain E or max. This requires exact knowledge of the dimensions, as well as pos-
sible edge eects of the membrane. Other nanointendation measurements were done on
suspended graphene ribbons that were epitaxially grown on SiC and later underetched
[41]. The exact mechanical size was not reported, which makes a comparison dicult.
The nanobulge measurement, mentioned before, showed that monolayer graphene is
furthermore impermeable for gases [42].
2.2.2 Thermal conductivity
Graphene was found to have a very high thermal conductivity k between 4.4 and 5:78
103 W/mK [43]. This is more than a factor of 10 higher than the thermal conductivity
of gold, and opens wide possibilities for thermal management when used as material
in electronic circuitry. This parameter was measured using Raman spectroscopy on
exfoliated graphene akes, placed over 2-5m wide trenches. Large graphitic pieces
were attached to the edges of the sheets at a distance of 10m. The center of the
suspended strip was then heated by incident laser light, while the position of the G-peak
was monitored, as shown in Figure 2.7d. The position of this peak was found to have
a strong temperature dependence [44]. The portion of the laser power dissipating in
the graphene sheet was obtained through experiments on highly oriented graphite and10 Chapter 2 Literature review
(a) (b)
(c) (d)
Figure 2.7: (a) Schematic depiction of nanoindentation measurements on sus-
pended exfoliated graphene. From [39]. Reprinted with permission from
AAAS. (b) Schematic depiction of graphene membrane used for bulge testing
and permeability experiments. Inset top-right shows top view of membrane.
Reprinted with permission from [40]. Copyright 2008 American Chemical So-
ciety. (c) Force-displacement curve obtained on suspended graphene ribbon
epitaxially grown on SiC. Reprinted with permission from [41]. Copyright
2009 American Chemical Society. (d) Method for optical measurement of ther-
mal conductivity of suspended graphene. Reprinted with permission from [43].
Copyright 2008 American Chemical Society.
calculations. This high thermal conductivity can be explained by the high electron (and
also phonon) mobility.
2.2.3 Surface-to-mass ratio
In some applications, mainly catalytic reactions or gas sensing, large surface-to-mass
ratios are of benet. This value for monolayer graphene is very large, as the atoms are
bound only in-plane. The unit cell of graphene contains two carbon atoms (nA = 2) and
has an area A =
p
3a2=2 where a = 0:246nm. Considering the molar mass of carbon
(MC = 12g=mol) and the two sides (nS = 2) of a graphene sheet, the area to mass ratio
can easily be calculated by
Sgraphene =
NAnSA
MCnA
= 2630
m2
g
with NA = 6:022  1023 mol 1 the Avogadro constant.Chapter 2 Literature review 11
2.2.4 Optical properties
The opacity of monolayer graphene is solely dened by the ne structure constant  =
e2=}c  1=137 (c is speed of light) and absorbs  = 2:3% of incident white light [45].
This is a very low value for a one atom thin material.
The bilayer graphene bandgap can be tuned up to 250meV (corresponding to a wave-
length  = 5m), which allows electrical tuning of the optical properties. Therefore,
graphene has wide application in ultrafast pulsed lasers [46]. It is also discussed whether
graphene will nd application in devices such as microwave saturable absorber, modu-
lator, polarizer, microwave signal processing, and broad-band wireless access networks
[47]. Some of the applications of this graphene property will be discussed in Section 2.5
on page 22.
2.3 How to detect and characterize graphene
It was shown above that defect-free graphene has very exceptional electrical properties,
particularly in a single layer. However, it is rst necessary to detect graphene and char-
acterize its quality. The procedure to detect and locate graphene has been established
and is used today by many researchers. However, before 2004 this was not the case.
Whenever a graphite pencil is drawn across a piece of paper, among the micro- and
nanometer sized debris forming the pencil trace, some monolayer graphene akes could
be found [27]. Nevertheless, it stayed undetected until recently.
2.3.1 Optical contrast method
Monolayer graphene can be made visible in an optical microscope by placing it on
300nm of SiO2 [4]. Dierent number of layers can be determined by an optical contrast
method [48], taking advantage of transparency of graphene. A graphene ake with areas
comprising dierent numbers of layers is shown in Figure 2.8.
2.3.2 Raman spectroscopy
Raman spectroscopy is a non-destructive technique to study vibrational, rotational, and
other low-frequency modes of a material [49]. Raman spectroscopy had been extensively
used in graphitic materials [50], and its usefulness for graphene has been demonstrated.
From Raman spectra, the defect density can be obtained, and the number of graphene
layers can be determined [51].
In Figure 2.9a, the Raman active modes of monolayer graphene are illustrated, and
in Figure 2.9c, a Raman spectrum of defective monolayer graphene comprising these
peaks is shown. The G-peak is a rst-order Raman active scattering process (direct
excitation without phonon), while the D-peak is a double resonance process. It involves
one iTO-phonon (in-plane transversal optical) and one defect scattering. Due to the fact
that a defect scattering eect is required for this process to manifest itself, this peak12 Chapter 2 Literature review
Figure 2.8: Optical microscope image of exfoliated graphene ake. The optical
contrast method is used to determine the number or layers. Reprinted with
permission from [48]. Copyright 2007 American Chemical Society.
is often referred to as the disorder peak. It only appears in regions where the perfect
periodicity of graphene is broken, such as edges or crystal defects.
The 2D-peak1 is the sum of two Raman active scattering processes. One double and
one triple resonance, as shown in Figure 2.9a. While the double resonance occurs in
bilayer graphene and graphite, the triple resonance is exclusive to monolayer graphene.
It requires two iTO phonons, one scattering the excited electron and the other one
the hole. Through this eect, the 2D-peak has a higher intensity than the G-peak in
monolayer graphene, which is a very unique and distinct Raman signature.
The 2D-peak holds additional valuable information, namely the number of graphene
layers. This can be explained by the scattering process and the modied band structure
of two graphene layers in Bernal AB stacking (shown in Figure 2.9b). For a given
excitation wavelength, two dierent excitation states are allowed, which can then scatter
to one of the two bands. Thus in bilayer graphene, four peaks can be distinguished, as
shown in Figure 2.9d. For larger numbers of layers the 2D-peak components change
further, nally reaching the two component peak for HOPG.
This evolution of the Raman spectrum of defect-free graphene with the number of
layers is illustrated in Figure 2.10.
2.3.3 Graphite or Graphene?
Since the stability of monolayer graphene at room temperature had been experimentally
demonstrated [4], the research into carbon-based materials has gained momentum [54].
In the last eight years, the usage of the word graphene has been gradually extended.
Initially, it was only used to describe one single layer of the honeycomb carbon lm, but
now it is also used in the context of bilayer graphene (BLG), fewlayer graphene (FLG)
1This peak is also sometimes referred to as G'-peak in literature.Chapter 2 Literature review 13
(a) (b)
(c) (d)
Figure 2.9: (a) First-order Raman and double resonance Raman scattering pro-
cesses in graphene. G' (also referred to as 2D) is the sum of the double resonance
and triple resonance scattering process. The latter only occurs in monolayer
graphene. (b) Due to the modied band structure of graphene with more than
1 layer, four scattering processes with very similar Raman shift occur. (c) Full
Raman spectrum of graphene edge. (a-c) reproduced from [51]. (d) Evolution
of 2D peak shape and location with increasing number of layers. Reprinted with
permission from [52]. Copyright 2007 American Chemical Society.
and even multilayer graphene (MLG) which can consist of more than one hundred lay-
ers [7], a material that would have been traditionally referred to as graphite. A similar
shift of naming convention in the graphene research community occurred for nanocrys-
talline graphite, as described by Ferrari et al. [55]. Quite recently, lms with Raman
characteristics very similar to those described, have been called nanographene [56{58]
or nanocrystalline graphene [59, 60]. Several researchers decided, however, to maintain
the traditional naming convention and called their lms nanocrystalline graphite [61].
Nevertheless, in order to be consistent with the scientic community, it was decided to14 Chapter 2 Literature review
Figure 2.10: Raman spectra of exfoliated graphene with 1 to 4 layers. With
increasing number of layers the 2D peak changes. Reproduced from [53].
adopt nanocrystalline graphene as the name for the lms deposited by PECVD on SiO2
in this work.
2.4 Methods to obtain graphene
In this Section, several growth/deposition methods used to obtain graphene will be
reviewed, with a focus on whether these methods are suitable for large area growth.
First, exfoliation from graphite will be discussed, followed by epitaxial growth on silicon
carbide (SiC) and catalytic growth on metal by chemical vapor deposition (CVD). Then,
substrate free CVD growth and plasma enhanced chemical vapor deposition (PECVD)
is discussed (including this work). A visual summary of these methods will be given in
Table 2.1.
2.4.1 Exfoliation from graphite
Graphite is a stack of many graphene layers that are bonded together by weak van
der Waals force. It has been shown that this weak force can be broken by applying a
mechanical cleaving force, in the case of Novoselov and Geim by the use of an adhesive
tape approach [4]. This method is a top{down method, meaning that the graphene is
already present in the shape of graphite. Therefore, the quality of the graphite has
immediate inuence on the nal graphene quality. The best quality graphite is highly
ordered pyrolytic graphite (HOPG), which is commercially available in sizes of up to 20
20mm2. The size of graphene akes, obtained from HOPG and placed on 300nm thick
SiO2 (Figure 2.11a) for visibility under white light microscopy, does not exceed 1mm. A
commercial graphene sample, comprising markers and akes, is shown in Figure 2.11b.
Nevertheless, exfoliation of HOPG is simple, does not require a lot of investment andChapter 2 Literature review 15
Method Description Advantages Disadvantages
Exfoliation
from graphite
Graphene peeled
from HOPG using
adhesive tape
 Highest quality
 Simple
 Random (shape,
size, location)
 Does not scale
Epitaxial
growth on SiC
SiC annealed
(1200{1500 C)
! Si sublimation
 Good control over
number of layers
 Large domains
 Expensive
substrates
 High temperature
 Surface steps
Catalytic
growth on
metal (CVD)
Catalyst lm heated
and hydrocarbon
supplied
(530{1000 C)
 No limit of
substrate size
 Low temperature
 Requires transfer for
electr. application
 Metal
Metal-free
PECVD
(this work)
Insulator exposed to
hydrocarbon plasma
(parallel plate,
700{900 C)
 No limit of
substrate size
 No transfer
 Metal-free
 Small crystalline
graphene grains
Table 2.1: Comparison chart of selected graphene growth/deposition methods.
oers the highest graphene quality of all methods so far. The disadvantages result from
the nature of the method: The obtained akes are random in shape, size and location,
and, most importantly, the method does not scale. Certain advancements are expected,
but direct mechanical exfoliation of graphene at wafer-scale remains doubtful.
(a) (b)
Figure 2.11: Exfoliated graphene sheet. (a) One of the rst monolayer graphene
sheets ever observed. Optical microscopy on 300nm SiO2. From [4]. Reprinted
with permission from AAAS. (b) Commercially available exfoliated graphene
akes. Flakes are individually obtained and cataloged with respect to alignment
marks. Reprinted with permission from [62].16 Chapter 2 Literature review
(a) bulk crystal (b) crystal cut (c) intermediate state (d) nal surface
(e) (f)
Figure 2.12: Schematic atom-scale explanation of surface steps formation on
SiC during epitaxial growth. (a) The bulk crystal is (b) cut during wafer fab-
rication. Due to unavoidable misalignment, thermodynamically instable atoms
remain (c). These detach resulting in (d) a stepped surface. (e) LEEM image
of graphene on SiC and (f) AFM measurements showing surface steps of 15nm.
(e+f) reproduced from [65].
2.4.2 Epitaxial growth on SiC
A very popular method for graphene growth is the epitaxial growth on SiC. The Si is
thermally decomposed and sublimates away, while the carbon rich surface layer crystal-
lizes to graphene. One problem with SiC, however, is the inherent atomic surface steps
formation, resulting from the inaccurate alignment of the SiC crystal and cutting orien-
tation during wafer fabrication. This step formation process is schematically illustrated
in Figure 2.12a to d, and the steps have a height of  2:52nm for 6H-SiC (hexagonal SiC
with unit cell consisting of six Si-C bilayers). Epitaxial growth requires temperatures of
more than 1200 C and ultra high vacuum [63]. It has been found, however, that growth
at ultra high vacuum results in a very rough surface [64]. This was partially resolved by
Emtsev et al. [65], when they performed the epitaxial growth at atmospheric pressure
and elevated temperature (1500 C). The surface after growth is regular, but the sur-
face steps become more pronounced with heights of 15nm (in comparison, monolayer
graphene has a thickness of only 0.335nm). A low-energy electron microscopy (LEEM)
micrograph and AFM results of the SiC surface after growth are shown in Figure 2.12e
and f, respectively.
Nevertheless, epitaxial growth was shown to allow accurate control of the number of
graphene layer by controlling the growth duration, and the obtained graphene has large,Chapter 2 Literature review 17
high-quality crystalline graphene domains. Transistors with switching speed of 100GHz
were realized on such graphene lms [66]. The disadvantages of this method are the
high cost of SiC substrates, the very high temperature making specialized equipment
necessary, and the inherent surface steps. Furthermore, wet and dry etching of SiC is
very challenging and the transfer of the grown graphene remains dicult.
2.4.3 Chemical vapor deposition on metal
Chemical vapor deposition of graphene on metal thin lms such as nickel [6, 67, 68], iron
[7], copper [69, 70], ruthenium [71], or iridium [72] has been demonstrated. This method
typically involves sputtering or e-beam evaporation of an initial thin metal lm, followed
by the exposure to a carbon rich atmosphere at high temperatures. This carbon source
(methane (CH4) or ethyne (C2H2)) is thermally decomposed and the carbon solves in
the metal lm. During cool-down, the solubility of the carbon in the metal decreases,
resulting in crystallization of graphene on the surface. One reported growth cycle on
Ni is illustrated schematically in Figure 2.13a [67]. After a pre-annealing of the Ni lm
at 900 C, methane (CH4) is introduced into the CVD chamber for 5min at 1000 C,
followed by a slow cool-down to room temperature. A relatively low temperature CVD
process was developed by Kondo et al. [7] and is performed below 650 C on an iron
substrate with ethyne.
Since metal thin lms are generally amorphous or have small crystalline grains even
after prolonged annealing, CVD-grown graphene shows alternating thicknesses and crys-
tal lattice misalignments [6]. A microscope picture of a graphene lm, grown using the
annealing cycle on nickel, outlined in Figure 2.13a, and later transferred to a 300nm
SiO2/Si substrate is shown in Figure 2.13b.
Many applications require a transfer of graphene onto insulating substrates. Two
possible transfer methods were demonstrated with lms grown using CVD on nickel
[68], one in aqueous solution and the other one dry. In the rst method, the graphene
lm detaches and oats in the aqueous solution after the wet etching of the nickel (this
is illustrated in Figure 2.13c-b). After that, the lm can be picked up and placed on
any substrate. The dry method involves the deposition of a PDMS (polymer) lm
or stamp on top of the graphene (Figure 2.13c-d) and a subsequent nickel wet etch
in FeCl3 solution (Figure 2.13c-e). The graphene attached to the PDMS can then be
placed on arbitrary substrates (Figure 2.13c-g), and the PDMS is dissolved using acetone
to complete the transfer process (Figure 2.13c-h). Recently, a roll-to-roll process for
transparent electrodes, as shown in Figure 2.14, was demonstrated [8]. Rectangular
areas with diameter of 30inch (76.2cm) with very high crystal quality were successfully
obtained.
In summary, CVD growth of graphene oers exibility with respect to substrate
size, and can be performed at relatively low temperatures. However, a transfer step is
necessary for electronic applications, and the metal catalyst is problematic due to the
required chemical etch, possible contamination, and economic considerations.18 Chapter 2 Literature review
(a) (b)
(c)
Figure 2.13: CVD growth of graphene on metal substrates. (a) Heating prole
and conditions used for graphene growth on amorphous nickel and (b) optical
image of graphene lm transferred to SiO2/Si. (a+b) reproduced from [67]. (c)
Various stages of graphene lm transfer grown on Ni catalyst. After wet-etching
of the Ni lm, the oating graphene can be transferred to various substrates, or
a PDMS stamp is used. Reproduced from [68].Chapter 2 Literature review 19
Figure 2.14: Roll-to-roll transfer process of graphene grown on copper foil.
Reproduced from [8].
Figure 2.15: Cauliower-like graphene obtained by PECVD. Reproduced from
[160].
2.4.4 Plasma enhanced chemical vapor deposition
PECVD is a well established method for the deposition of oxide, nitride, doped or
undoped amorphous and polycrystalline silicon, and other semiconducting materials.
Also carbon nanotubes (CNT) have been deposited by PECVD [73]. The advantages of
PECVD are the applicability to large substrates, lower vacuum requirements and high
uniformity.
Experimental research on PECVD deposition of graphene was carried out as early
as 2003 [74]. The graphene-like carbon obtained then and in several other experiments
that followed [75{77, 160], however, was not planar. Figure 2.15 shows such graphene
lms that are believed to be vertical due to the electric eld orientation. These lms
are consequently not suitable for planar microfabrication processes.
In more recent time, various methods making use of PECVD or other plasma-assisted
processes to obtain planar graphene-like lms were reported. Baraton et al. [78], for
example, used a triode PECVD setup to supply carbon to a previously deposited nickel
lm. After annealing at 900 C, the carbon segregates to the interface between nickel
and SiO2, and is exposed after nickel wet etching. The deposition process ow chart is
illustrated in Figure 2.16a, and an SEM micrograph of the obtained graphene is shown
in Figure 2.16b. The irregular coverage makes it, however, unsuitable for large area
fabrication.20 Chapter 2 Literature review
carbon loaded film
annealing
Ni etch
plasma dep.
(a) From Baraton et al. [78] (b) From Baraton et al. [78]
(c) From Kim et al. [79] (d) From Kim et al. [161]
Figure 2.16: Review of plasma-assisted deposition methods for graphene and
graphene-like lms involving metal. (a+b) Deposition by triode PECVD on
Nickel. After annealing at 900 C and nickel etch, graphene is obtained on SiO2
surface. Reproduced from [78]. (c) Raman spectrum of graphene-based lm on
aluminum deposited by surface wave PCVD. Reprinted with permission from
[79]. Copyright 2011, American Institute of Physics. (d) 3D model of surface
wave PECVD apparatus with four microwave sources. Reproduced from [161].
Surface wave plasma chemical vapor deposition (SWP-CVD) was used by Kim et al. [79]
to deposit graphene-based lms at 400 C on copper or aluminum foils. This method is
closely related to CVD growth, however, growth temperatures could be reduced signif-
icantly by using plasma activation. The Raman spectrum of such a lm deposited on
aluminum (Figure 2.16c) indicates strong disorder (D-peak).
Graphene growth by a remote PECVD system at relatively low substrate temper-
atures of 550 C has been reported by Zhang et al. [56]. As the name suggests, the
hydrocarbon source is decomposed in a plasma eld away from the substrate, and the
radicals are directed over the SiO2 substrate, where planar graphene-like lms are de-
posited. The Raman spectra of lms deposited for 2, 3 and 4h are shown in Figure 2.17a,
again indicating disorder. The r-PECVD system is limited to 100mm substrates. Al-
though such lms have smaller crystalline domains compared to exfoliated graphene,
they benet from large area coverage directly on insulating substrates.
Another plasma enhanced method, reported to yield nanographene lms, is microwaveChapter 2 Literature review 21
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(a) From Zhang et al. [56] (b) From Zhang et al. [56]
(c) From Kalita et al. [58] (d) From Kalita et al. [58]
Figure 2.17: Review of plasma-assisted deposition methods for graphene and
graphene-like lms on insulating substrates. (a) Raman spectra of graphene on
SiO2 deposited by remote PECVD system schematically illustrated in (b). (a)
reproduced from [56], (b) reproduced from electronic supplementary material
of [56]. (c+d) AFM topography and Raman spectra of nanographene deposited
on SiO2 by microwave assisted surface wave plasma (MW-SWP) CVD. [58] {
Reproduced by permission of The Royal Society of Chemistry.
assisted surface wave plasma (MW-SWP) CVD [58]. Kalita et al. successfully deposited
lms using this method with a very characteristic triangular topography on glass and
silicon, respectively, at temperatures between 400 C and 560 C. An AFM image of the
surface is shown in Figure 2.17c. Raman spectra of lms deposited on glass are shown
in Figure 2.17d.
In conclusion, some of the plasma enhanced CVD and other plasma-based processes
reviewed here oer several advantages over mechanical exfoliation, epitaxial growth on
SiC and CVD. These are large substrate sizes, metal-free deposition, and consequently
there is no need for graphene transfer. The disadvantage of the PECVD methods is
the apparent lower crystal quality of the graphene, as compared to exfoliated graphene.
Nevertheless, it is a method with huge potential not yet fully developed.22 Chapter 2 Literature review
(a) (b)
Figure 2.18: (a) Transparency of graphene, ITO and other transparent conduc-
tive lms. (b) Transparency versus sheet resistance plots for dierent trans-
parent conductive lms, including CVD graphene and theoretical calculation
of graphene. Reprinted by permission from Macmillan Publishers Ltd: Nature
Photonics [81], copyright 2010.
2.5 Graphene applications
Graphene has several applications. Firstly, it is a very interesting material for the study
and conrmation of fundamental principles in physics. An example of this is the obser-
vation of the quantum Hall eect at room temperature, as explained in Section 2.1.5 on
page 8. But there are also a number of other applications which benet from graphene.
In this Section, these dierent application areas are divided into transparent conduct-
ing electrode, transistor, optical transducer, superconductor and gas sensor, and are
discussed based on published work.
2.5.1 Transparent conducting electrodes
To date, the most practical application for graphene is as electrode in electronic and
photonic devices. Integrating graphene oers a lot of exibility to the device's design
because of the excellent electrical, optical and mechanical properties of graphene. The
large amount of graphene publications concerning transparent electrode applications
[80] support this observation, and this was further conrmed at the Graphene 2012
conference during the panel discussion concerning the graphene position paper [9]. Two
drivers of this development are the increasing cost for indium tin oxide (ITO), the current
industry standard, and the increasing demand for exible transparent electrodes. As ITO
is very brittle and shows fast deterioration upon repeated deformation [81], graphene
has a realistic chance in this eld. An additional advantage of graphene over ITO and
other materials is its broadband transparency, as shown in Figure 2.18a.
2.5.1.1 Theoretical limit of graphene
In order to allow comparison of transparent electrode materials obtained by dierent
researchers, it is common to report the transmittance at 550nm wavelength and theChapter 2 Literature review 23
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Figure 2.19: Comparison chart of reported transmittance T versus sheet resis-
tance R values from literature.
corresponding sheet resistance R. It has also been suggested to use the ratio of the
electrical conductivity  to the visible absorption coecient  as a quantitative measure
(gure of merit) of the performance of transparent conductors [80, 82], dened as
= =  
1
R ln(T + R)
(2.3)
with T and R the transmission and reectance, respectively, with a value between 0
and 1. This latter ratio, however, is not as prevalent in graphene literature as the
separate values for transparency and sheet resistance. This is most probably due to the
additionally required reectance value, which is often not measured. Furthermore, when
compared to other transparent electrode materials such as ITO with a gure of merit of 4
[82], the values for graphene lms are much lower and do not allow intuitive comparison
of results. The lower limit of transmittance for highly ecient commercial applications
is 90% [9]. ITO has a sheet resistance of 10   30
= at 90% transmittance. This is
regarded as the benchmark value that has to be exceeded for any material to become a
viable alternative to ITO. Calculations have shown that graphene has the potential to
achieve this for transparencies above 85% (this applies to less than six layers of graphene)
[81], as shown in Figure 2.18b.
2.5.1.2 Reported graphene performance values
In Figure 2.19, several transparent graphene electrode performance values from literature
are compared. Most of these results were obtained graphene grown on metal substrates
by CVD with consecutive transfer onto a transparent carrier. Nickel was used in Refs.
[6, 68, 85, 86], while Refs. [8] and [83] used a copper catalyst layer. The results reported
by Blake et al. [84] were obtained from exfoliated graphene, and Medina et al. [57] used24 Chapter 2 Literature review
electron-cyclotron resonance CVD (ECR-CVD) to deposit graphene directly on quartz.
The relatively high sheet resistance of 600k
 reported by Eda et al. [87] were obtained
through reduction of deposited graphene oxide. Additional values can be found in review
papers, such as [80, 81, 88].
2.5.2 Graphene transistor
Silicon transistors act as switches in logic circuitry, and by complementing p- and n-type
metal oxide semiconductor eld eect transistors (MOSFETs), low power consumption
can be achieved. The performance of such integrated circuits constantly increases follow-
ing Moore's law, but it is becoming increasingly dicult to maintain the development
with silicon (gate oxide scaling and short channel eect are two issues). Therefore, exten-
sive work is being done to evaluate the suitability of graphene as a silicon replacement.
Currently, the main obstacle for graphene to replace silicon is the diculty to engineer
the bandgap, as explained in Section 2.1.4 on page 7.
There are two dierent types of semiconductor electronics: logic (digital) and ra-
diofrequency devices. For the former, it is paramount to be able to completely shut o
conductivity, which is not currently possible [19]. For the latter semiconductor device, a
very fast response to the gate modulation is necessary. For this, a gate-controlled chan-
nel region with very small, but well dened thickness is necessary. Such a control over
the number of layers in graphene has been demonstrated. Other properties of graphene,
that are benecial to radiofrequency devices, are the high carrier mobility and low series
resistance.
The reported ID{VD results of a graphene transistor (schematic illustration shown
in Figure 2.20A, graphene oxide (GO) used as gate insulator) are shown as inset in
Figure 2.20B [89]. The characteristic is linear (metal-like), with a weak gate modula-
tion eect. Due to the large mobility, the saturation region typically observed in silicon
transistors is not reached. The drain current as a function of the gate voltage (see Fig-
ure 2.20B) has a minimum value. Figure 2.20C shows the temperature dependence of the
channel resistance. Similar to metals, resistivity increases for decreasing temperatures.
A switching speed of 26GHz was reported by Lin et al. [90] for a transistor fabricated
from exfoliated graphene. A channel length of 150nm and a 12nm thin Al2O3 layer was
used as gate oxide. The same group furthermore demonstrated switching speeds of up
to 100GHz for 240nm channel lengths on wafer-scale epitaxial graphene on SiC [66].
These devices have relatively low on/o ratios.
A on/o ratio of 100 at room temperature for a transistor fabricated from exfoliated
bilayer graphene was reported by Xia et al. [26]. As gate oxide, atomic layer deposited
(ALD) hafnium oxide (HfO2) was used, and a back gate voltage between -120 and 80V
allowed the modulation of the bandgap of the bilayer graphene.
The transistors mentioned so far have a straight channel, and the in-plane crystal
orientation (and thus dierent band structure, see Section 2.1.4.2 on page 7) is not
considered. A reported graphene transistor structure, fabricated by focused ion beamChapter 2 Literature review 25
Figure 2.20: (a) Schematic illustration of all-graphene transistor with graphene
oxide (GO) as gate oxide layer. (b) Drain current modulation by gate voltage
and (c) temperature dependence of resistance. Reprinted with permission from
[89]. Copyright 2012 American Chemical Society.
with an U-shaped channel, showed on/o ratios of 1  105 [23]. The exact operation
principle of this 300nm wide and 20m long graphene wire is not yet fully understood,
but it is suggested that quantum-mechanical quasi-bound states at the corners play a
role.
A dierent issue concerning graphene transistors was raised by Wu et al. [91]: The
typically used SiO2 substrates cause additional scattering in the graphene due to the
large trap density, decreasing transistor performance. By transferring the graphene
(grown by CVD on copper) onto diamond-like carbon instead, and fabricating gate
lengths of only 40nm, a cut-o frequency of 155Ghz was observed. It was conrmed
that the cut-o frequency for graphene transistors scales with the inverse of the gate
length.
2.5.3 Optical transducer
Optical transducers are yet another application of graphene, which is currently in the
focus of intense research. Sun et al. [92] demonstrated infrared photodetectors based on
CVD-grown graphene. They combined the graphene with PbS quantum dots to achieve
maximum responsivity of  1  106 A/W at an incident power of 30pW, several orders
of magnitude higher than traditional quantum dot IR detectors.
A self-powered photodetector based on a Schottky structure between CdSe and
graphene was demonstrated by Jin et al. [93] (this relies on the work function dierence
of these two materials). A photosensitivity of around 3:5  105 and recovery times of
179s were achieved.26 Chapter 2 Literature review
Figure 2.21: Proposed (a) ridge and (b) buried type optical modulator integrat-
ing graphene with silicon technology. The transverse electric mode proles at a
wavelength of 1.55m for the two types are shown in (c) and (d), respectively.
Reproduced from [94].
Kim et al. [94] proposed the integration of graphene with silicon technology (rather
than replacing silicon completely) to realize graphene-gated optical modulators. The
two dierent fabrication approaches (ridge and buried type) are shown in Figure 2.21a
and b, respectively, with the transverse electric mode proles at a wavelength of 1.55 m
shown in Figure 2.21c and d. Suitability for 55GHz modulation is predicted.
2.5.4 Superconductivity
The resistivity of graphene at room temperature of 1
cm is 35% less than that of
copper. Despite this already extraordinary property, dierent routes are explored with
the hope to modify graphene in such a way that superconductivity can be achieved at
room temperature. Success would mean an immense advance of technology.
One method, proposed by Profeta et al. [95, 96], is phonon-mediated superconduc-
tivity. By depositing Li atoms onto monolayer graphene, as shown in Figure 2.22, the
interlayer band can be modied so it crosses the Fermi level, enhancing the electron-
phonon coupling, and inducing superconductivity.
A similar route was proposed by Nandkishore et al. [97]. The group found that, by
carefully lling the -band of graphene through calcium or potassium doping, chiral
superconductivity could be realized.
2.5.5 Gas detection
In this Chapter we have seen that the band structure, and as a consequence the graphene
resistance, depends on the material's vicinity. This can thus be exploited to use graphene
for gas sensing.Chapter 2 Literature review 27
Figure 2.22: Crystal Structure of metal adatom covered graphene. The metal
atoms (blue) sit on the hollow sites of the graphene. Reprinted by permission
from Macmillan Publishers Ltd: Nature Physics [96], copyright 2012.
(a) (b)
Figure 2.23: (a) Response of graphene on SiC to NO2-gas exposure. Reproduced
from [98]. (b) Response of monolayer graphene FET to SO2-gas exposure.
Reprinted with permission from [99]. Copyright 2012, American Institute of
Physics.
Pearce et al. [98] have demonstrated an extremely sensitive NO2 sensor based on
monolayer graphene epitaxially grown on SiC. The sensing principle is a change of the
graphene channel resistance in the presence of NO2. The reported high sensitivity is due
to the low carrier concentration stemming from the SiC substrate. In Figure 2.23a, a
response diagram to dierent concentrations of NO2 at dierent temperatures is shown.
A monolayer graphene FET, fabricated from CVD-grown graphene on copper and
later transferred to SiO2, was used by Ren et al. [99] for the detection of sulfur dioxide
gas. It was demonstrated that the Dirac point shifts due to the temporary SO2-induced
p-doping (see Figure 2.23b). Furthermore, resistance reproducibly decreased by 60% at
SO2 concentrations of 50ppm.
Other methods for sensing of CO, NH3 and NO gas are zinc oxide (ZnO) decorated
graphene sheets [100], inkjet-printed graphene oxide wireless gas sensors for NH3 [101],
and a sensor based on ozone treated graphene [102].28 Chapter 2 Literature review
Figure 2.24: Schematic fabrication process chart for graphene-based gas sensor.
Reproduced from [102].
2.6 Graphene device fabrication
In Section 2.4, several methods used to obtain graphene were discussed. Additionally,
several graphene applications were introduced in Section 2.5. In all of these application
cases, some additional processing was done, such as contacting or patterning. Therefore,
in this Section, the dierent aspects of graphene device fabrication will be reviewed.
Device fabrication depends, to a certain extent, on the nature of the graphene: Is it a
random exfoliated ake or a homogeneous, large area lm? In the rst mentioned cases
it is necessary to fabricate individual structures that are adjusted from ake to ake,
while large area lms are more suitable for full-wafer, mask based processing similar to
silicon technology.
In Figure 2.24, the fabrication process ow chart of a gas sensor, reported in Ref [102],
is illustrated. The graphene lm was grown by CVD and falls therefore under the
category of large area growth. The next steps are (i) graphene transfer onto an insulating
substrate (this process has been explained in Section 2.4.3 on page 17 and is shown in
Figure 2.13c), (ii) Au contact deposition and (iii) exposure to ozone.
Three dierent graphene transistor fabrication approaches are illustrated in Fig-
ure 2.25 [19]. The rst one requires only deposition of source and drain contacts (identical
to the device shown in Figure 2.24). The middle and right device require additionally a
top gate and gate electrode deposition.
An SEM cross section of a graphene transistor reported by Wu et al. [91] is shown in
Figure 2.26b. The schematic 3D view of this device is shown Figure 2.26a. The Al2O3
gate insulator was deposited by ALD, followed by the top gate deposition. The top view
of the device is shown in Figure 2.26c.
Due to the various device types and shapes, as shown with the examples above,
it is dicult to categorize full fabrication processes. Instead, the dierent aspects ofChapter 2 Literature review 29
Figure 2.25: Graphene transistor fabrication approaches. Left: source and drain
contacts are deposited on top, and the highly doped substrate is sued as back
gate. Middle: same as left, but additionally a top gate is fabricated. Right:
for graphene epitaxially grown on SiC, source/drain/gate are fabricated on top.
Reproduced from [19].
(a) (b) (c)
Figure 2.26: Graphene transistor fabrication approach. (a) Schematic 3D model
of transistor. (b) SEM micrographs showing cross section and (c) top view of
fabricated device. Reproduced from [91].
graphene device fabrication are discussed separately, namely patterning, contacting,
insulator deposition on top of graphene, suspending, and nally nanowire formation.
2.6.1 Patterning graphene
Graphene is readily etched by O2 plasma etching, and this can thus be used, together
with a masking material, to pattern graphene. The masking can be achieved by resist
patterned by optical lithography (this work, for example fabrication Step 2 on page 74),
e-beam resist or nano-imprint lithography (NIL) [103].
A very slow, and thus controllable, gas phase chemical etching process with etch rates
of less than 1nm/min was developed by Wang et al. [104]. By patterning e-beam resist
or e-beam lithographically patterned aluminum, narrow graphene ribbons with widths
down to 20nm were achieved. The width was then further reduced by the gas phase
etching, and 5nm wide ribbons were achieved.
An etching method devised by Campos et al. [105] allows cutting of graphene with
well-dened crystallographic edges. The principle is shown in Figure 2.27. Nickel
nanoparticles are formed from NiCl2 solution at 1000 C which eat their way through the
graphene, converting it to methane gas. There is no direct control over the cut location
and direction, but cuts in monolayer graphene are not crossing, leading to nanoribbons
with widths below 10nm.30 Chapter 2 Literature review
Figure 2.27: Illustration of graphene cutting method using Ni nanoparticle.
The nanoparticle converts carbon into methane. Reprinted with permission
from [105]. Copyright 2009 American Chemical Society.
Figure 2.28: Schematic illustration of resist-free graphene contacting by metal
evaporation through a shadow mask. Reproduced from [108].
Finally, graphene can be accurately cut by focused helium ion beams [11]. Due to
the low sputter volume and small beam diameter, feature sizes in the sub-20nm regime
were demonstrated.
2.6.2 Contacting graphene
The most common method for electrical contacting of graphene is electron-beam evapo-
ration of metal with consecutive lift-o. The lift-o resist is either patterned by normal
optical lithography (this work, for example fabrication Step 5 on page 75) or e-beam
lithography [90, 106, 107].
An alternative route, that avoids the use of polymer resists and has thus potential
for higher carrier mobility, is the use of a shadow mask [108]. The pattern is pre-etched
into a thinned silicon wafer, which is then positioned above the graphene sample during
electron-beam evaporation. This process is schematically illustrated in Figure 2.28. The
alignment can be challenging, but the reported carrier mobility of 120000cm2 V 1 s 1
from devices fabricated using this technique seems worth the eort.Chapter 2 Literature review 31
(a) (b)
Figure 2.29: (a) 3D schematics of graphene resonator. (b) SEM micrograph
showing fabricated resonator. (a+b) from [110]. Reprinted with permission
from AAAS.
2.6.3 Dielectric deposition on top of graphene
For graphene structures with top gates (compare Figure 2.25 and Figure 2.25), a gate
dielectric is required. The material to be used for this application has to be easily
patterned on top of graphene, and should have sucient adhesion to graphene to ensure
long-time stability.
Materials found in literature are ALD-deposited Al2O3 [69, 109] and ALD-deposited
HfO2 on top of a polymer [26]. These ALD processes are very conformal and allow
accurate thickness control.
The device schematically shown in Figure 2.20A comprises graphene oxide as dielec-
tric [89]. Thus, an all-graphene based thin lm transistor is possible.
2.6.4 Suspending graphene
The electronic properties of graphene deteriorate when being in contact with other
materials such as SiO2, thus steps were proposed to use other support materials instead
[91]. A dierent possibility of improving graphene performance is to suspend it. Such
suspended graphene has been used to obtain the ne structure constant and transparency
[45], membranes were used to demonstrate that graphene is impermeable to gas [42], the
thermal conductivity could be determined, as explained in Section 2.2.2 on page 9, as
well as the mechanical strength (Section 2.2.1 on page 9). To suspend graphene, several
methods are available depending on the graphene.
Exfoliation is a relatively simple method. Instead of exfoliation on top of at SiO2, a
perforated substrate is used and by chance some of the graphene akes will be suspended.
A structure fabricated in this way is shown in Figure 2.29a and b [110].
A dierent method, used by Bolotin et al. [106], is to use buered HF etching and
critical point drying to etch the underlying SiO2. The previously deposited Au electrodes
act as etch mask. A similar approach was chosen by Shivaraman et al. [41]. To suspend
graphene epitaxially grown on SiC, a photoelectrochemical etching procedure (aqueous
potassium hydroxide solution together with UV illumination) was used. Again, Au32 Chapter 2 Literature review
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Figure 2.30: Schematic illustration of nanowire formation process. (a) A thin
lm is deposited on top of a sharp step, resulting in a larger vertical thickness
at the step. (b) Nanowire is formed at step during anisotropic dry etching.
electrodes acted as etch mask. The same etching chemistry was used by Butz et al. [111]
to etch through the SiC substrate from the back after graphene growth, thus fabricating
membranes with diameter exceeding 10m.
2.6.5 Nanowire formation
Nanowires have a very large surface to volume ratio, oering very high conductance
changes depending on the surface properties. This can be used for various sensing
applications, such as gas sensing reviewed in Section 2.5.5 on page 26. By function-
alization, sensitivity toward specic molecules or biological entities can be increased.
To achieve fabrication of nanowires with dimensions far below the resolution limit of
optical lithography, a novel technique had been developed [112, 113]. It does not require
e-beam lithography and is thus potentially usable for disposable devices. The principle
of this fabrication is illustrated in Figure 2.30. After deposition of the thin lm over
a predened surface step, the larger vertical thickness at that step is exploited during
anisotropic dry etching to form the nanowire. This fabrication process is applicable for
thicker lms, not for fewlayer graphene.
2.7 Graphene device prototyping by focused ion beam (FIB)
In the previous Section, a number of fabrication techniques applicable to graphene were
reviewed. One method deliberately not mentioned was focused gallium ion beam milling
and deposition. This was done for two reasons: Firstly, although FIB is a widely available
and well established technology, very few work on mono- and bilayer graphene had been
reported so far. Secondly, the author developed a highly-accurate prototyping technique
in this PhD work based on FIB milling, FIB-assisted deposition and e-beam-assisted
deposition (using scanning electron microscopy (SEM)). Therefore a more thorough and
complete introduction is necessary to allow the reader to put the achievements presented
in Chapter 5 on page 103 into context. This Section contains an explanation of FIB
technology rst, followed by a comparison with other fabrication methods, and nally a
review of reported graphene structures fabricated by FIB.Chapter 2 Literature review 33
2.7.1 FIB milling and deposition
Gallium ions (Ga+) can be extracted from a liquid metal ion source, accelerated and
focused using electrostatic lenses to form beams with diameters below 10nm [114]. This
beam, very similar to SEM technology, is scanned over the sample surface, while the
synchronized secondary electron (SE) signal can be used to construct a raster image.
In some special cases, the contrast of FIB imaging can be better than SEM due to
the dierent detection mechanism involved (higher secondary electron yield). The high
energy of the FIB beam can also be used for precise material removal (ion milling).
Depths of several m with a resolution below 35nm can be achieved in conducting
samples [115, 116], making this a widely used technology for maskless nanofabrication
applications and rapid prototyping. Furthermore, cross sections can be prepared for the
analysis of material stacks, or transmission electron microscopy (TEM) lamellae can be
extracted. Metal, carbon or insulator lms can be locally deposited through the use of
a gas injection system (GIS). The GIS nozzle, positioned close to the surface, is used to
inject special precursor gases which contain the desired species, surrounded by precursors
that keep it volatile (e.g. W(CO)6 for tungsten). After attaching to the surface, the
bombardment with electrons or Ga+ ions dissociates the precursor, resulting in the
localized deposition of the desired species. However, for FIB this requires a very careful
adjustment of the beam current, dwell time and spacing to achieve good deposition while
minimizing the simultaneously competing milling process.
One limitation of FIB technology is related to the ion optics. As with any electron-
optical system, it is very challenging to get a small beam diameter with high current.
Eects such as astigmatism, beam divergence and depth of focus have to be controlled.
The charged nature of the ions will additionally increase the convergence. Imaging
resolutions of 5nm for a beam current of 1pA have been reported, with the limiting
factor found to be the simultaneous milling [114, 117]. FIB beams have a Gaussian
prole when measured across the beam diameter, which causes low ion exposure to
areas even several beam diameters away.
Nanosized structures would be immediately damaged if Ga+-ions were used for ob-
servation, making it necessary to integrate the FIB with an SEM. In this work a Zeiss
NVision 40 CrossBeam
R  workstation is used. It combines a high-resolution Gemini
SEM column with a FIB gun, aligned at an angle of 54 . A schematic illustration of
the gun conguration is shown in Figure 2.31a, and a picture taken with the camera
inside the chamber is shown in Figure 2.31b. For FIB milling, the sample is positioned
perpendicular to the FIB beam. In order to allow simultaneous observation of the sam-
ple using the SEM, the sample is placed in the point where the electron and focused ion
beam coincide (called coincidental point), as indicated in Figure 2.31a. The GIS nozzle
can be inserted on demand to a distance of 200-300m from the sample surface.
Once the beams are adjusted to the coincidental point, FIB milling can, in theory,
be accurately directed based on SEM observation. Practice shows, however, that a time
stable (>1h) and accurate (sub-m) coincidental alignment of SEM and FIB beam is34 Chapter 2 Literature review
very challenging. The two main reasons are: (i) Due to the geometric conguration of
the beams and the sample, temperature induced expansion or contraction will cause a
misalignment of the coincidental point and (ii) possible electrical charging of the sample
surface will have dierent eects on the electron and the FIB beam, respectively, making
it necessary to constantly re-adjust the beam alignment. Therefore, samples are normally
imaged by FIB if very accurate positioning is required. For the application of FIB to
the prototyping of graphene devices, this would result in some serious implications.
Any imaging of graphene using FIB, no matter how low a current is used, will introduce
Ga+-ion induced damage. Therefore, an approach is necessary to maintain high accuracy
while avoiding any FIB imaging of the graphene at any stage. The approach chosen in
this work is the utilization of an alignment marker system, which will be introduced in
detail later in this Chapter.
The FIB/SEM microscope is equipped with a Raith ELPHY Quantum lithography
attachment. This is in essence a pattern generator and an advanced lithography software,
which can be used for accurate beam control (electron or ion beam), based on pattern
les. It features accurate beam calibration procedures and alignment methods, and
allows multiple exposures at predened locations. The beam repositioning frequency is
limited to 2.5MHz, resulting in a minimum dwell time of 0.4s.
2.7.2 Comparison of prototyping methods for graphene
FIB technology is not the only method used for graphene device prototyping. The
two other methods are e-beam lithography with consecutive metal lift-o and scanning
helium ion microscopy (HIM). Both of these methods have been mentioned briey before,
in particular in Section 2.6.1 and Section 2.6.2 on pages 29 and 30, respectively.
(a) (b)
Figure 2.31: (a) Schematic illustration of electron and focused ion beam con-
guration of Zeiss NVision 40 microscope. During FIB milling the sample
is positioned in the coincidental point perpendicular to the FIB beam. The
GIS nozzle can be inserted on demand and used for process gas introduction.
(b) Photograph taken by chamber scope showing the gun conguration and the
inserted GIS nozzle.Chapter 2 Literature review 35
In e-beam lithography, an electron sensitive polymer lm is spun onto the sample and
patterned by localized exposure to electrons. After removal of the exposed polymer in a
development step, a metal lm is evaporated and consecutively patterned by lift-o. The
resist mask is alternatively used for other processes. The general work ow is to prepare
samples with alignment structures, exfoliate or otherwise transfer graphene onto these
samples and design custom mask les based on the position and orientation of these
graphene akes relative to the alignment markers. This process is very well established,
however, it has some inherent limitations. Polymer based resist used in electron beam
lithography is very resilient, and it can be very dicult to remove all resist residues
after the process. Thus it is assumed that resist changes the electronic properties of the
graphene. In contrast, FIB-technology allows complete device fabrication without the
use of any polymer based resists. It has been reported that carbon atoms can be removed
from the graphene crystal by high energy electrons (> 140kV) [118]. However, this is
not an established procedure and outside the acceleration voltage range of commercial
e-beam lithography systems.
Scanning helium ion microscopy is a technology which was established very recently,
and is not yet widely deployed. The operation principle is the same as FIB, except for
the dierent ion species used. While FIB uses heavy Ga+-ions, HIM uses lighter He+-
ions. By doing so, a much higher imaging and milling resolution can be achieved than
with SEM or FIB. This is due to the higher brightness of the ion source which allows the
beam to be focused to a smaller spot, and the smaller excitation volume (a resolution
of 0.24nm has been reported [119]). Ga+-ions, in contrast, have a very large excitation
or sputter volume. Helium ion microscopes can be tted with gas injection systems and
thus used for imaging, milling and deposition. The HIM systems commercially available
today are, in contrast to FIB, not integrated with an SEM. And although the surface
damage due to HIM imaging is much lower than FIB, it is assumed that some damage
is introduced into the graphene crystal upon imaging. With FIB/SEM technology, on
the other hand, ion exposure can be avoided by using the SEM to identify graphene and
control the FIB milling. The second disadvantage of HIM is the small excitation/sputter
volume of He+-ions, resulting in low deposition and milling rates. The problem of the
low rates has been recently tackled by Zeiss, manufacturer of the Orion
R  microscope,
through the unveiling of the Orion
R  NanoFab [120]. It comprises a switchable ion source
(helium and neon) and is integrated with a gallium ion beam.
The author believes that HIM will eventually replace FIB for graphene device fab-
rication. Nevertheless, the low-damage prototyping technique developed in this thesis
will also be applicable to HIM, if tted with an appropriate pattern generator and a
non-destructive imaging capability.
2.7.3 Review of FIB-patterned graphene devices
FIB technology can be used in various ways for graphene-related work. A trench has been
FIB-milled into a sputtered tungsten lm and multilayer graphene (MLG) was exfoliated36 Chapter 2 Literature review
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Figure 2.32: Review of FIB-fabricated graphene structures. (a) Graphene ake
exfoliated across FIB-milled trench. Reprinted with permission from [121].
Copyright 2010, American Institute of Physics. (b) High precision milling of
suspended graphene. Reproduced from [122]. (c) Localized graphene exfolia-
tion using micro manipulator. Reproduced from [123]. (d) Side-gated graphene
channel fabricated using FIB milling and platinum deposition. Reproduced from
[124].
on top of a trench to obtain suspended graphene [121]. After annealing at 850  for 1h, an
ohmic contact was formed to the tungsten electrodes. A SEM micrograph of the bridging
graphene ake is shown in Figure 2.32a. In a dierent work, in-situ micro manipulators
were used to perform highly localized graphene exfoliation [123]. The process ow is
illustrated in Figure 2.32c: using FIB induced deposition, the manipulator was glued to
a larger piece of HOPG. The HOPG around the contact point was then FIB-milled and
the extraction achieved. Subsequently, few-layer graphene was locally exfoliated using
this \micro-stamp" technique.
In the two previous examples, FIB was not directly used to pattern graphene, but
rather as a supporting tool. In contrast, Dayen et al. [124] used FIB milling as a pri-
mary tool. FIB-assisted platinum deposition was used to pattern interconnects between
an exfoliated monolayer graphene disk on SiO2 and larger metal pads (shown in Fig-
ure 2.32d). In a second step, accurate milling was used to form a 100nm wide channel
region with two side gates. It is reported that after the milling an amorphous zone isChapter 2 Literature review 37
observed around the 100nm trenches, aecting the graphene quality in those areas. To
avoid this eect, Lucot et al. [122] patterned graphene, suspended over 200nm thick
gold electrodes, with a custom built Ga+ beam. A resolution of 10nm was reported as
illustrated in Figure 2.32b. This high resolution was achieved through the suspension of
the graphene, thus eliminating back-scattering eects and ion implantation. Due to the
high conductivity of graphene no detrimental charging occurred.
2.8 Summary
In this Chapter, dierent aspects of graphene were reviewed. The rst Section contained
an introduction into the band structure and electronic properties of graphene. The eect
of graphene layer stacking, as well as techniques used to open a bandgap in this otherwise
zero-bandgap material, were reviewed. In Section 2.2, mechanical strength, thermal con-
ductivity, surface-to-mass ratio and optical properties were discussed. Two techniques
to detect and characterize graphene were then discussed in Section 2.3, namely optical
contrast method and Raman spectroscopy. In Section 2.4, the four prevalent methods
used to obtain graphene for planar applications were reviewed, with a focus on the
question whether these methods are suitable for large area deposition. These methods
are mechanical exfoliation from HOPG, epitaxial growth on SiC, CVD growth on metal
substrates and various plasma enhanced processes. The advantages and disadvantages
of each method were discussed (see also Table 2.1), and it was concluded that there is
still demand for further research before graphene can become a viable competitor for
silicon. In Sections 2.5 and 2.6 practical applications of graphene (aside from being an
extraordinary material for the study of fundamental physical principles) and graphene
device fabrication aspects were reviewed. In the last Section 2.7 of this Chapter, the
principle of focused ion beam technology was explained, and its application to graphene
device prototyping was reviewed.Chapter 3
Large area metal-free PECVD
deposition of graphene-like lms
This PhD is to develop a large area PECVD deposition technique for graphene. Parts
of the results in this Chapter have been presented at the Graphene2012 conference in
Brussels, Belgium [3].
For graphene to have a commercial research and development appeal, exfoliated
graphene is not suitable. The main reasons are the random nature of size and loca-
tion, and the fact that graphene exfoliation does not scale. In Section 2.4 on page 14,
several methods to obtain graphene were discussed, and it was concluded that PECVD is
a promising candidate to achieve large area, metal-free deposition directly on insulating
substrates.
In this Chapter, the development of a novel PECVD deposition process for nanocrys-
talline graphene is described. Starting with preliminary experiments on nickel lms, the
discovery and characterization of lms deposited directly on SiO2 are described in detail.
Finally, the obtained lms are evaluated for their suitability for transparent electrode
applications.
3.1 PECVD deposition of carbon lms
3.1.1 Reaction chemistry and chamber
For plasma-enhanced carbon deposition, a gaseous source material is required. This
carbon source is then introduced into a plasma reactor and ionized through an applied
electrical eld typically at an RF frequency of 13.56MHz. The two most common gases
used as a carbon source are acetylene (C2H2, also called ethyne) and methane (CH4).
In this work only methane was available.
During ionization, the methane is decomposed into dierent hydrocarbons:
CH4
RF-plasma
            ! CHx; C2Hy; C3Hz; H:
3940 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
process gas in
plasma
vacuum
shower head
(upper electrode)
sample
thermocouple lower electrode
heater
RF
Figure 3.1: Schematic illustration of PECVD tool chamber.The process gas is
introduced through the shower head into the evacuated chamber, and an applied
RF voltage is used to generate a plasma between the upper and lower electrode.
The sample or wafer, sitting on the heated lower electrode, is exposed to the
plasma. Substrate temperature is controlled by an embedded thermocouple.
These volatile hydrocarbons then form atomic bonds with other atoms. Finally, hydro-
gen is desorbed and the carbon atoms are able to enter a bond with another hydrocarbon.
The deposition speed and the morphology of the nal deposit greatly depend on
the process conditions. The pressure of the plasma chamber inuences the mean free
path of molecules before collision with other molecules. Thus by reducing the pressure,
molecules with higher kinetic energy are obtained, resulting in a better atomic bond when
colliding with the surface. On the down side, reduced pressure reduces the deposition
rate due to the lower concentration of hydrocarbons. The second important parameter is
the target surface temperature. At high temperatures, hydrocarbons that have formed
weaker bonds are more likely to be consecutively desorbed, resulting in a denser lm
but a lower deposition rate.
To allow the accurate control of all these parameters and ensure uniform plasma
conditions (and thus deposition rates), PECVD chambers such as the one schematically
illustrated in Figure 3.1 are used. This particular chamber has a parallel plate con-
guration. The process gas, which is controlled by mass ow controllers (MFCs) and
can be a mix of more than one gas, is introduced into the evacuated chamber through
small holes in the so called shower head. This ensures a uniform ow and concentration
distribution over the deposition area. The shower head acts as the upper electrode, and
is used together with the grounded sample stage to generate the required RF eld. The
plasma is thus localized between the upper and lower electrode, with the wafer sitting
on the lower electrode. Situated underneath the lower electrode is an electrical heating
element and a thermocouple, which is used to control the temperature of the sample.
In this work, a Nanofab 1000 Agile from Oxford Instruments [125] is used. It enables
processing of wafer with a diameter of up to 200mm, and the lower electrode (made of
graphite) can be heated to up to 1000 C. The chamber pressure is accurately controlledChapter 3 Large area metal-free PECVD deposition of graphene-like lms 41
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Figure 3.2: Illustration of PECVD process of nanocrystalline graphite. The
wafer is loaded at Tload and heated to the deposition temperature Tdep. The
sample is then hydrogen cleaned before the deposition is performed. Finally,
the sample is cooled to Tload for unloading.
by a buttery valve. A loading mechanism comprising a separately evacuated load lock
and a stainless steel loading arm provide for high-throughput processing. The loading
and unloading process is restricted to temperatures below 700 C.
The sample temperature is measured from within the lower electrode assembly and
can deviate from the real temperature on the top surface of the processed substrate
depending on process conditions. This dierence T can be more than 100 C at a
temperature of 900 C in vacuum ( 1mT). In this thesis, all deposition temperatures
reported are the set value.
3.1.2 PECVD process
A relatively simple deposition process is used in this work, as illustrated in Figure 3.2.
After loading the wafer into the chamber at the loading temperature Tload, the tempera-
ture is ramped up to the deposition temperature Tdep within the heat up time theat. As
mentioned earlier, Tload has to be less than 700 C due to machine limitations. In case
Tdep is below 700 C, the ramp up and ramp down steps are omitted. Next, hydrogen
pre-cleaning is performed at the deposition temperature for the duration tclean. Initially
hydrogen plasma was used, but this led to pinhole formation in the used nickel lms,
as will be explained later. Hydrogen cleaning is commonly used, for example for metal
lms before CVD growth [67], cleaning of silicon carbide [126] or silicon [127], and is
therefore used here as well. In the next step, the process gases (hydrogen and methane)
are introduced into the chamber and the plasma is generated, resulting in deposition for
the duration tdep. After the deposition, the process gas supply and plasma are shut o,
immediately halting the deposition, and the table temperature is again ramped down
to the loading temperature. The ramp up and ramp down durations theat and tcool,42 Chapter 3 Large area metal-free PECVD deposition of graphene-like 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respectively, are identical. The maximum heating and cooling rates are limited to 15 or
30 C/s, depending on temperature.
3.1.3 Deposition on Ni lm
The initial strategy chosen in this work was to evaluate the feasibility of using PECVD to
reproduce CVD growth on metal substrates, similar to the method by Baraton et al. [78]
briey mentioned in Section 2.4.4 on page 19. Nickel was chosen as catalyst layer since a
large number of results had been published before (see Section 2.4.3 on page 17). Copper
and iron were considered as well, however, copper is known to have high solubility in
silicon and was therefore not available in the Southampton Nanofabrication Centre, as
well as iron, which easily oxidizes to rust and is therefore dicult to handle.
A 150mm silicon wafer (wafer specications see Appendix C.1 on page 145) with
245nm of wet thermal oxide (1000 C, 48min) was coated with 100nm Ni by e-beam
evaporation. This wafer was subsequently diced into 10  10mm2 samples. Since this
process development could not rely on previous parameters, it was expected that a large
number of experiments would have to be carried out. By using small samples, valuable
machine time could be saved. For loading purposes, a 150mm diameter molybdenum
disc with a thickness of less than 250m was used. The molybdenum disc is used because
it has a better thermal conductivity than a silicon handle wafer.
The PECVD deposition on nickel is schematically illustrated in Figure 3.3. After
(1) nickel evaporation on the thermal oxide, it is expected that (2) graphene or graphene-
like lms will form on the surface through the plasma process. The formation process
for CVD growth relies on the carbon solving in the nickel and carbon segregation upon
cooling [67, 68, 128]. This formation has been shown to strongly depend on the cooling
rate that is in the range of 5-20 C/s [128, 129]. The heating table of the Nanofab,
however, is not able to achieve such rates due to the large thermal mass. Therefore, an
optional rapid thermal annealing (RTA) step (see Step 3 in Figure 3.3) was considered.
3.1.4 Initial evaluation of PECVD deposition and hydrogen cleaning
An initial set of nine experiments was performed on Ni samples. All except one were
run at 500 C. The rst two runs involved 2min hydrogen plasma cleaning (200sccm,
1000mT) followed by 5min carbon deposition (40sccm CH4, 50sccm H2, 1500mT). Af-
ter unloading the samples from the Nanofab, spots were visible on all samples. These
were identied as pinholes with diameter of several hundred microns. Raman spec-
troscopy was used to conrm carbon deposition on the nickel surface (weak D and G
peak visible). However, before continuing to investigate the carbon deposit, it was de-
cided that the pinhole formation on the nickel surface has to be investigated.
For this purpose, three samples were cleaned with dierent conditions as listed below
plus one sample annealed without gas for reference. The results are:Chapter 3 Large area metal-free PECVD deposition of graphene-like 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Figure 3.3: Schematic illustration of PECVD-assisted graphene growth on
nickel. After electron beam evaporation of 100nm Ni, PECVD carbon depo-
sition is performed. In case the deposited carbon does not form graphene, an
optional RTA annealing is performed.
1. Annealing without gas: 2min, 500 C, 0mT
) Nickel surface undamaged
2. H2 cleaning: 2min, 500 C, 1000mT, 200sccm, 100W LF power (50kHz)
) High pinhole density on surface
3. H2 cleaning: 2min, 500 C, 1750mT, 200sccm, no plasma
) Low pinhole density on surface
4. Ammonia (NH3) cleaning: 2min, 500 C, 3000mT, 200sccm, no plasma
) High pinhole density on surface
The result of experiment 1 (undamaged nickel surface) shows that the damage was
indeed due to hydrogen. The other three experiments with hydrogen or ammonia show
signicant pinhole formation. Thus it became apparent that any hydrogen source at
temperatures of 500 C (with or without plasma activation) leads to pinhole formation
in the nickel surface. Nickel is generally not etched by hydrogen and it is thus assumed
that contaminants in the nickel lm, possibly introduced during e-beam evaporation,
are responsible for the observed pinhole formation. It was thus concluded that detailed
investigation of the hydrogen cleaning process on the available nickel samples is of little
benet, and pure H2 cleaning without plasma (compare experiment 3) was established
as cleaning procedure for all further experiments.
Following this cleaning investigation, three more PECVD carbon depositions were
carried out (four samples each):44 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
1. Carbon deposition at 500 C: cleaning 2min, 1750mT, 200sccm H2; deposition
5min, 337mT, 100sccm CH4, 8sccm H2
) Weak but dense pinholes, no visible carbon deposition
2. Carbon deposition 500 C: cleaning 2min, 1750mT, 200sccm H2; deposition 5min,
337mT, 100sccm CH4, 8sccm NH3
) Very weak pinhole formation, no visible carbon deposition
3. Carbon deposition 900 C: cleaning 2min, 1840mT, 200sccm H2; deposition 5min,
450mT, 100sccm CH4, 8sccm NH3
) Nickel surface dark after deposition, visible surface damage
Raman spectroscopy was then used to investigate the lms, revealing very weak D and
G peaks. It was decided to anneal samples from each of these runs using a Jipelec Jetrst
200C rapid thermal annealer at 950 C for 5 and 1min, respectively. The cooling rate
from 950 C to below 600 C was 25 C/s. After investigating the annealed samples by
Raman spectroscopy (inconclusive results), it became apparent that a more systematic
approach was necessary for the investigation of cooling rates.
3.1.4.1 Investigation of cooling rates for graphene formation with amor-
phous carbon
The deposition process development explained in this chapter contains many variables for
which no previous results were available. These can be divided into three main groups:
(i) Sample preparation, (ii) PECVD carbon deposition and (iii) RTA annealing. The
sample preparation should have a small inuence, but the PECVD carbon deposition
relies on parameters such as gas composition, gas ow rates, temperature, duration,
pressure and plasma. The parameters for RTA annealing are heating/cooling rates,
annealing temperature, duration and whether the anneal is performed in vacuum. It
was thus decided to rst investigate the RTA conditions. To do this, carbon lms were
deposited using an Emitech SC7640 carbon coater (used for SEM sample coating). Ni
samples with carbon thicknesses of 4.7, 52, 55 and 70nm (measured by ellipsometry)
were consecutively annealed by RTA.
A microscope picture of sample Run2 26 is shown in Figure 3.4a. This sample with
a 52nm thick amorphous carbon lm was annealed at 950 C for 1min in an argon
atmosphere and cooled down at a rate of 15 C/s. The surface is non-uniform with
darker areas in the center and brighter, round features randomly distributed. The
Raman spectrum acquired in the indicated location (red dot) is shown in Figure 3.4b
(Renishaw inVia Raman spectrometer, excitation wavelength 532nm, 20 lens). It
exhibits distinct D, G and 2D peaks with the 2D peak intensity larger than the D peak
intensity, which indicates few layer graphene with slight crystal defects. The peak at
around 2500cm 1 might be the so called G which appears due to double resonance
Raman scattering processes [51]. However, the intensity of this peak in relation to
the D, G and 2D peaks was found to be strongly dependent on the used optical lens.Chapter 3 Large area metal-free PECVD deposition of graphene-like lms 45
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Figure 3.4: (a) Optical microscope image of Ni sample Run2 26 after RTA an-
nealing. (b) Raman spectrum acquired in the location indicated by red dot in
(a).
Additionally, as will be shown later in this Chapter, this peak is visible even without
any graphene lms. It has been further conrmed that the peak is present in Raman
spectra acquired on clean SiO2. It is therefore concluded that this peak is a measurement
artifact of the Raman spectrometer. The features at Raman shifts lower than 1000cm 1
are due to the nickel lm underneath the graphene.
Samples annealed with cooling rates of 15 C/s and 25 C/s had very similar Raman
results. It was thus concluded that RTA annealing at 950 C for 1min and a cooling rate
between 15 C and 25 C will yield graphene on nickel lms with sucient carbon supply.
This is a very promising result and provides a reference for the process development using
the Nanofab.
3.1.4.2 Experimental series
After experimentally obtaining RTA conditions that will yield graphene lms on nickel,
the focus was directed on the PECVD deposition using the Nanofab. For this purpose ve
runs were performed (Run 16 to Run 20). The deposition conditions (see Table 3.1) are
identical except for the deposition temperature, which is varied from 500 C to 900 C.
The deposition duration tdep was set to 15min to ensure that any deposition that might
occur can be reliably detected.
In each of these runs, four nickel samples and additionally four samples without
nickel were processed. This was done out of curiosity to see if there would also be any
eect on SiO2 surfaces. After the deposition and before any additional RTA annealing,
Raman spectroscopy was used to investigate these samples. The SiO2 samples were very
homogeneous while some of the nickel samples developed very rough surfaces. Images
of nickel samples from Run 17 to Run 20 are shown in Figure 3.5. Raman spectra were
taken in several locations on the samples using 532nm excitation wavelength and 20
lens, and the most distinct Raman spectrum for each sample is shown in Figure 3.6 on46 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
Wafer
Tdep theat tdep tcool F[H2] F[CH4]
C min min min sccm sccm
Run 16 500 15 15 15 75 60
Run 17 600 15 15 15 75 60
Run 18 700 15 15 15 75 60
Run 19 800 15 15 15 75 60
Run 20 900 15 15 15 75 60
Run 22 900 15 15 15 75 30
Run 23 900 15 15 15 100 15
Run 26 900 15 15 15 75 60
Table 3.1: Deposition conditions used for PECVD in Run 16 to Run 26. See
Figure 3.2 on page 41 for parameter explanation. Flow rates F are applied
during the deposition step. Hydrogen ow during heat up and 10min pre-clean
is xed at 100sccm.
the left side. The Raman spectra taken on the SiO2 samples (no nickel) are shown in
Figure 3.6 on the right side.
On the nickel samples, no distinct D and G peaks are visible below 700 C deposition
temperature. The sample from Run 18, however, has very distinct but broad D and
G peaks and no indication of a 2D peak. This is characteristic for amorphous carbon
1 mm
(a) 017-0 Ni, 600 C (b) 018-0 Ni, 700 C
(c) 019-0 Ni, 800 C (d) 020-0 Ni, 900 C
Figure 3.5: Optical images of Ni samples 017-0 Ni, 018-0 Ni, 019-0 Ni and
020-0 Ni after carbon PECVD.Chapter 3 Large area metal-free PECVD deposition of graphene-like lms 47
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Figure 3.6: Raman spectra of lms deposited by PECVD on nickel and SiO2
between 500 C and 900 C. D, G and 2D peak formation on SiO2 at 900 C
indicates disordered graphene formation.
[55, 130] and it appears that the plasma assisted decomposition of CH4 starts between
600 C and 700 C. It should be also noted that the surface of the sample from Run 18
is very homogeneous, as can be seen in Figure 3.5b, and the same Raman results are
obtained independent of the location. This result stands out considerably from all the
other deposition experiments performed on nickel which show D and G peak formation.
The Raman spectra of the samples from Run 19 and 20 have clearly dened 2D peaks,
which are an indication for graphene formation. However, the D (disorder) peak is
approximately double the intensity of the G peak suggesting that the lms have a large
crystal defect density. No further experiments were performed on the lms deposited
on nickel, as the focus of this work was drawn to other areas. The peaks visible at
 2500cm 1 are, as explained in Section 3.1.4.1 on page 44, measurement artifacts
inuenced by the used Raman optics.
In the author's opinion, the Raman spectra acquired on the SiO2 samples are sur-
prising. In line with the deposition results on nickel, D and G peaks appear at 700 C
and above. Additionally, a 2D peak is clearly visible for Run 20. This indicates that a
graphene lm, albeit with a large crystal defect density, was deposited directly on SiO2
without the need of any metal catalyst.48 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
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Figure 3.7: Raman spectra of NCG deposited on SiO2 with dierent methane
concentrations at 900 C. Exact deposition conditions are listed in Table 3.1.
A second series of experiments was conducted to investigate the eect of the methane
concentration on the resulting lms. Starting from Run 20, the methane ow rate
F[CH4] was reduced to 30 and 15sccm. The chamber pressure of 1500mT could not
be maintained at the latter ow rate, and consequently the hydrogen ow rate was
increased to 100sccm. The deposition conditions are shown in Table 3.1. Bare SiO2
samples and samples with 100nm of nickel were used in the deposition, however only
the former were thoroughly investigated. The Raman spectra obtained on these lms are
shown in Figure 3.7. Note that the spectrum for Run 20 is the same as the one shown
in Figure 3.6. The D and G peak positions and intensities are virtually unchanged. The
2D peak, however, has a decreasing intensity with lower methane concentrations. This
could be partially due to the reduced thickness (not measured) resulting from the lower
deposition rates at low methane concentrations.
Thermal decomposition of methane can occur at temperatures as low as 600 C [131].
Thus it was necessary to conrm that the deposition observed on SiO2 at 900 C is indeed
PECVD and not CVD. To do so, Run 26 was performed on SiO2 samples. The conditions
are identical to Run 20, but no RF eld is applied and consequently no plasma is ignited.
Raman spectroscopy obtained on these samples after unloading did not exhibit any D,
G or 2D peaks, conrming that the deposition was of plasma enhanced nature.
3.2 Nanocrystalline graphene (NCG) deposited directly
on insulating substrates
The distinct Raman D peak of the lms obtained by PECVD deposition using methane
at 900 C on SiO2 indicate a strong disorder, and it must be assumed that the obtained
lms are not crystalline graphene. Raman tting was used to obtain the intensity ratios
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conrmed that the D peak location ( 1600cm 1) is independent of the excitation
wavelength (532, 633 and 785nm). The D, G and 2D Raman peaks are similar to
the ones observed by Ferrari et al. [55] and attributed to nanocrystalline graphite. An
explanation why these lms are called nanocrystalline graphene in this work, is given in
Section 2.3.3 on page 12.
3.2.1 Cluster size estimation from Raman results
The graphene lms obtained through PECVD deposition on SiO2 are nanocrystalline,
and it is necessary to assess the lm (or crystal) quality. One of the techniques is to
estimate the cluster diameter (or crystalline grain size) from Raman peak intensities
[132]. The cluster diameter of the nanocrystalline graphene La is thus
La =
I(G)  C()
I(D)
(3.1)
with C() a variable scaling coecient which depends on the excitation wavelength.
This coecient can be calculated by the following equation [133]:
C() = C0 +   C1 (3.2)
where C0 =  12:6nm and C1 = 0:033 are constants. Note that this is an approxima-
tion only valid for excitation wavelengths 400 <  < 700nm. With Equations 3.1 and
3.2, the cluster diameter for the lms from Run 20 can be calculated to La  2:5nm
(C(532nm) 4.95nm, I(G)/I(D) 0:5). Considering this small cluster diameter, the
possibility of nanocrystalline cluster formation inside the plasma, and then settling onto
the substrate, has to be considered. This can, however, be ruled out with satisfying
condence based on the mechanical stability of the lm (no peeling observed in any
experiments, including the fabrication process development in Chapter 4).
3.2.2 Thickness measurement by ellipsometry
In this work, two measurement methods are used to characterize the NCG thickness. The
rst one is based on ellipsometry which is non-destructive, and the whole measurement
takes less than 1min. However, the result strongly depends on the model that is used
for tting and the initial tting values. The accuracy further decreases when the lm is
on top of a carrier material with very similar optical properties. The second method for
thickness measurement is the use of atomic force microscopy. For this, a surface step has
to be obtained, which involves a photolithographic step and a selective etching. This
method is destructive, but more accurate as the physical thickness is measured. The
AFM system used in these measurements only allows 10  10mm2 size sample, making
it unsuitable for investigating thickness uniformity over 150mm wafer.50 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
A sample from Run 20 (clearest Raman peaks) was used to investigate the accuracy
of ellipsometry thickness measurement of NCG on top of wet thermal oxide. The re-
sults were then compared with AFM results obtained on a processed sample from the
same run. An NCG thickness of dNCG = 27:4nm was measured by AFM at a surface
step created by RIE oxide etching and positive resist mask (successful etch conrmed
by Raman). The ellipsometer measurement was done using a Woollam M-2000 with
a spot size of 150m at angles of 65, 70 and 75. The tting model, including sub-
strate and wet thermal oxide, is provided in Appendix C.5.1 on page 149. The NCG
thickness obtained through ellipsometer measurement tting for the sample from Run
20 is 30:38  0:2nm. The two values show good agreement (dierence 10.8%) and it
has been demonstrated that ellipsometry oers accurate, non-destructive NCG thickness
measurement. The error of the tting procedure was found to be in the range of 0.05
to 0.2nm for all measurements, independent of the absolute thickness. Therefore, error
values are omitted for the remaining ellipsometry results in this Chapter.
3.2.3 Electric properties
A sheet resistance of R = 3:73k
= was measured using an Accent HL5500 Hall
System on the 30.38nm thick lm obtained in Run 20 on SiO2. The charge carrier
mobility  of 2.49cm2 V 1 s 1 was extracted as well, alongside with the sheet electron
concentration of ns = 6:731014 cm 2. This corresponds to a bulk electron concentration
of n = 2:22  1020 cm 3.
The sheet resistance and charge carrier mobility is in a very similar range as values
reported for nanocrystalline graphene elsewhere. The lms deposited by Kalita et al. [58]
using surface wave plasma enhanced chemical vapor deposition have sheet resistances
of R = 3{7k
=. Charge carrier mobility and concentration were not reported. The
ECR-CVD deposited lms at 400 C by Medina et al. [57] have sheet resistances in the
range of 5{20k
= without reporting the mobility or concentration of charge carrier.
The charge carrier mobility of  = 1cm2/V 1 s 1 as reported for molecular beam epitaxy
(MBE) grown lms on sapphire is slightly lower than the values reported here, however
no sheet resistance is provided [61].
3.3 Large area deposition
The deposition achieved on 1010mm2 samples has been a major breakthrough. How-
ever, the goal of this thesis is to develop a large area process, and therefore in the
following Sections, the transfer of the previous results to full wafers is explained. The
used Nanofab PECVD tool has the capability for 200mm diameter wafer deposition.
The standard size used in the Southampton Nanofabrication Centre, however, is 150mm
diameter. Therefore the latter size was used in this work.
Eight wafer were processed with the aim to investigate the feasibility of transferring
the previous results to large areas, and assess the uniformity of the deposition process.Chapter 3 Large area metal-free PECVD deposition of graphene-like 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Wafer
Tdep theat tdep tcool F[H2] F[CH4]
C min min min sccm sccm
MSx12 900 15 15 15 75 60
MSx13 900 15 15 15 75 30
MSx14 900 15 15 15 75 10
MSx15 900 15 5 15 75 60
MSx16 900 15 1 15 75 60
MSx17 850 12 5 12 75 60
MSx18 800 8 5 8 75 60
MSx19 750 5 5 5 75 60
Table 3.2: Conditions used for PECVD deposition of NCG on wafer MSx12 to
MSx19. See Figure 3.2 on page 41 for parameter explanation. Flow rates F are
applied during the deposition step. Hydrogen ow during heat up and 10min
pre-clean is xed at 100sccm.
Figure 3.8: Photograph of a 150mm wafer with deposited NCG lm.
These wafers were later used for device fabrication, which is subject of Chapter 4 on
page 67. The thermal oxidation and laser marking of these n-doped wafers is described
in Section 4.2 on page 69. Deposition conditions used for these wafers (denoted MSx12 to
MSx19) are given in Table 3.2 and a picture of such a 150mm wafer with NCG deposited
by PECVD is shown in Figure 3.8.
3.3.1 NCG thickness uniformity
The thickness distribution of the as-deposited NCG was mapped by ellipsometry. The
same t model was used as described earlier in Section 3.2.2. On each of the 150mm
wafers, a total of 180 evenly spaced points were measured (distance from wafer edge
5mm) and the NCG thickness was obtained through tting. The results for MSx12,
MSx13, MSx14 and MSx16 are shown in Figure 3.9. The physical outline is indicated
by a solid circle, and the wafer at location is at the bottom (small triangular mark).52 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
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Figure 3.9: NCG thicknesses on wafer MSx12, MSx13, MSx14 and MSx16 mea-
sured by ellipsometry. NCG thickness scale is in nm. The solid circle indicates
the dimensions of the 150nm wafer. Inner 100mm size is indicated. Aver-
age thickness values and calculated non-uniformities are provided in Table 3.3.
Additional ellipsometry results can be found in Figure C.5 on page 150
The ellipsometer results for the remaining four wafers can be found in Figure C.5 on
page 150.
All wafers have an increased non-uniformity toward the edges, which is due to edge
eects during deposition. These eects can include dierent temperature at the wafer
edges, plasma non-uniformities or dierences of plasma composition, and are typical for
PECVD processes. The very strong non-uniformity on wafer MSx12 (thickness between
0 and 100nm), however, is unexpected and might be due to some contaminants on the
wafer or the shower head. Nevertheless, the inner area has a uniform thickness similar
to the other wafers.Chapter 3 Large area metal-free PECVD deposition of graphene-like lms 53
Wafer
d150
mean NU150 d100
mean NU100 RMS d100
mean/RMS
(nm) (%) (nm) (%) (nm) ({)
MSx12 33.8 92 35.5 7 2.04 17.4
MSx13 30.6 14 31.5 6 2.25 14.0
MSx14 16.6 18 18.0 7 1.17 15.4
MSx15 15.0 13 15.7 4 1.27 12.4
MSx16 3.0 15 3.0 7 0.227 13.3
MSx17 11.7 16 12.4 6 0.91 13.6
MSx18 8.0 34 8.9 11 0.559 16.0
MSx19 4.6 40 5.2 25 0.408 12.8
Table 3.3: Summary of NCG thicknesses measured by ellipsometry. d150
mean is the
mean thickness over the whole 150mm wafer with the respective non-uniformity
NU150. The values d100
mean and NU100 are the mean thickness and non-uniformity
for the inner area with a diameter of 100mm. RMS values were obtained from
1  1m2 contact mode AFM measurements close to the wafer center (see
Section 3.3.3). The ratio d100
mean/RMS is calculated to allow better comparison
of RMS values.
To allow better comparison of dierent thickness distributions, it is common to cal-
culate the non-uniformity NU. The general formula for non-uniformity is dened as1
NU =
max(X)   min(X)
max(X) + min(X)
 100% (3.3)
where X is the measured quantity. The NCG thickness non-uniformities over the whole
150mm wafer, NU150, were calculated for all eight wafers according to Equation 3.3
and are listed in Table 3.3. Additionally d150
mean, the mean thicknesses (obtained through
averaging all 180 points) have been calculated and are shown in Table 3.3, as well.
These calculated non-uniformities, especially for wafer MSx12, are very high owing to
the extreme data points obtained in the edge regions. Also, as mentioned earlier, edge
eects are very common for PECVD processes. Therefore, the average thicknesses and
non-uniformities were calculated once more, considering only the inner 100mm diameter
of the wafer, as indicated by the dashed circle in Figure 3.9a. These values (NU100 and
d100
mean) are also provided in Table 3.3 and represent the results more accurately. This is
important to allow quantitative comparison of dierent deposition conditions.
All wafers deposited at 900 C (MSx12 to MSx16) have very similar thickness non-
uniformities in the inner 100mm area (NU100 between 4 and 7%), which increases
signicantly for 800 C (MSx18, NU100 = 11%) and 750 C (MSx19, NU100 = 25%). The
two lms deposited below 850 C are also relatively thin. Nevertheless, since wafer MSx16
with only 3nm NCG thickness has a very low non-uniformity, it is concluded that there
is no correlation between non-uniformity and thickness at low temperatures.
1This denition is according to the National Electrical Manufacturers Association (NEMA), see for
example [134, p. 276]. An alternative denition for non-uniformity is (max(X)   min(X))=average(X)
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It should be noted that non-uniformities for PECVD-deposited SiO2 and SiN are
generally in the range of 1%. One reason for this non-uniformity could be related to the
PECVD tool. The heated wafer stage is made of graphite and has a diameter of 200mm.
The used substrates, however, are only 150mm in diameter. As a consequence, a ring of
exposed graphite surrounds the wafer during deposition. To investigate whether this has
an eect on the non-uniformities of the lms, deposition on 200mm substrates should
be carried out for comparison. A graphite ring is surrounding the stage, however, it is
at signicantly lower temperatures than the lower electrode.
3.3.2 Raman mapping
In addition to the NCG thickness mapping by ellipsometry, Raman mapping was used
to investigate the full-wafer deposition. This was done using a Renishaw inVia Raman
spectrometer tted with an automated xy sample stage with a range of approximately
7070mm2. This is not sucient to map an entire 150mm wafer. Thus the wafers were
diced into four 40  40mm2 samples (details can be found in Section 4.3.2 on page 70),
and sample number 4 (e.g. sample 4 from wafer MSx12 is called MSx12 4) was used for
Raman mapping. The location of sample number 4 on each wafer is indicated by the
dashed rectangle in the ellipsometer results in Figure 3.9.
Each of the eight samples was mapped (8  8 evenly spaced measurements) using
532nm excitation wavelength. The laser spot diameter is approximately 1m (50
lens), and the spacing between the measurement locations is 5mm, with 2.5mm oset
from the edges. Peak tting was then used to obtain the location and intensity of the D
(1350cm 1, only present in disordered graphene), G (1600cm 1) and 2D (2700cm 1)
peaks, respectively. The D and 2D peak are tted by one Lorentzian2 curve shape, while
four Lorentzians are necessary for the G peak. The envelope of these four curves is then
used to obtain the intensity and the location (point of highest intensity). The raw data
and the t results for one Raman spectrum of sample MSx12 4 is shown in Figure 3.10.
The Raman intensities obtained through curve tting were also used to calculate the
intensity ratios I(D)=I(G) and I(2D)=I(G). The former can be used to estimate La, the
cluster diameter of the nanocrystalline graphene, as explained in Section 3.2.1. La is
plotted as a function of the NCG thickness in Figure 3.13. The maps of these calculated
ratios are shown in Figures 3.11 and 3.12 for MSx12 4, MSx13 4, MSx14 4 and MSx16 4,
with the center of the wafer in the upper right corner of this 4040mm2 representation.
The average intensity ratios are also listed in Table 3.4, together with non-uniformity
values NUDG and NU2DG calculated according to Equation 3.3.
The Raman maps of the I(D)=I(G) and I(2D)=I(G) ratios show good uniformity on
all wafers, with non-uniformity values slightly lower than the ones of the ellipsometry
results (compare Table 3.3). However, the increasing trend of the non-uniformities for
800 C and 750 C (wafers MSx18 and MSx19) are observed in the Raman data as well. A
2Lorentzian is the preferred curve shape for tting of Raman spectra of disordered graphite [132].Chapter 3 Large area metal-free PECVD deposition of graphene-like lms 55
2D peak
(single
Lorentzian)
G peak
(envelope of 
four curves)
D peak
(single Lorentzian)
Figure 3.10: Illustration of tting results. The Data is approximated by
lorentzian curves. The D and 2D peak are approximated by one single
Lorentzian. Four Lorentzians are used to approximate the G peak (sum of
these Lorentzians shown in green).
Sample
Tdep tdep d100
mean I(D)=I(G)
NUDG I(2D)=I(G)
NU2DG La
(C) (min) (nm) (%) (%) (nm)
MSx12 4 900 15 35.5 2.185 2.6 0.194 5.1 2.27
MSx13 4 900 15 31.5 2.136 1.5 0.148 6.0 2.32
MSx14 4 900 15 18.0 1.878 3.8 0.126 5.1 2.64
MSx15 4 900 15 15.7 2.051 3.5 0.105 4.2 2.41
MSx16 4 900 15 3.0 1.313 3.1 0.117 5.4 3.77
MSx17 4 850 12 12.4 2.028 1.1 0.092 4.9 2.44
MSx18 4 800 8 8.9 1.919 6.6 0.105 3.9 2.58
MSx19 4 750 5 5.2 1.633 6.7 0.089 6.5 3.03
Table 3.4: Fitting results of NCG Raman mapping. I(D)=I(G) and I(2D)=I(G)
are the averages over all 64 data points. Deposition temperature, duration and
NCG thickness is given for reference.
smaller I(D)=I(G) value indicates a lower defect density in the NCG lms, and a higher
I(2D)=I(G) value shows the presence of graphene.
Two interesting trends are visible in the obtained data. The rst one is the increasing
cluster diameter La with decreasing NCG thickness d100
mean (Figure 3.13). The resulting
data was approximated using a linear t and a power-law function. The variance of the
linear and power-law ts are 0.1035 and 0.0077, respectively, quantifying the observation
that the power-law t matches the data points closer. The second observation is that,
for 900 C deposition temperature, a decrease of disorder is achieved by reduction of
methane concentration (MSx12{MSx14). A similar trend has been observed for CVD
growth of graphene on copper, where low concentrations of CH4 favor the formation of56 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
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Figure 3.11: Raman I(D)/I(G) mapping results for wafer MSx12, MSx13, MSx14
and MSx16. For location of the 40  40mm2 areas on the 150mm wafers see
Figure 3.9a.
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Figure 3.12: Raman I(2D)/I(G) mapping results for wafer MSx12, MSx13, MSx14
and MSx16. For location of the 40  40mm2 areas on the 150mm wafers see
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Figure 3.13: Cluster diameter La obtained from Raman tting results versus
NCG thickness obtained from ellipsometry. The cluster diameter increases with
decreasing NCG thickness.
large area uniform monolayer graphene [136].
3.3.3 Surface roughness
From each of the 40  40mm2 samples used for Raman mapping, a 5  5mm2 piece
was obtained by cleaving from the corner originally in the center of the wafer. This
sample was consecutively used to measure the NCG surface roughness by AFM. An
11m2 large area was scanned with a Veeco Multimode V AFM in contact mode with
a spatial resolution of 256 by 256 points. The root mean square (RMS) roughnesses
were calculated from these results and are listed in Table 3.3 on page 53. In order to
allow better comparison between the RMS values, the ratio of the NCG thickness d100
mean
to RMS is calculated and is provided in Table 3.3. Compared to the Raman results,
no signicant variation of the d100
mean/RMS ratio is observed, which suggests that the
deposition conditions (see Table 3.2) have little inuence on this quantity. The RMS
value of 0.227nm for MSx16, however, is less than the distance between graphene sheets
in graphite of 0.335nm [137].
3.3.4 Summary of large area deposition
It has been demonstrated in this Section that the metal-free PECVD deposition is
suitable for large areas. A total of eight 150mm wafers were deposited with variations in
deposition temperature (750{900 C), methane ow rate and deposition durations. The
as-deposited lms were then extensively analyzed by ellipsometry, Raman spectrometry
and atomic force microscopy.58 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
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Figure 3.14: NCG topography for wafers MSx12, MSx14, MSx16 and MSx18 ac-
quired by contact mode AFM close to wafer center. RMS values for all eight
wafers is given in Table 3.3 on page 53.
Thickness non-uniformities for all wafer deposited at 850 C and 900 C were below
7% (considering the inner 100mm diameter). Raman mapping revealed furthermore a
strong dependence of the cluster diameter La on the lm thickness.
Further work should be carried out to reduce the concentration of CH4 (possibly
by adding argon) and evaluate the inuence on cluster diameter La and the surface
roughness. Furthermore, there is strong evidence that reduction of the lm thickness
has a very strong positive inuence on the cluster diameter. Using highly diluted process
gas will help keep the process time in controllable dimensions (> 1min), as depositions
with durations shorter than that are likely to suer from eects such as plasma instability
in the rst seconds of the deposition. An important additional area deserving attention
is the reduction of deposition temperature while maintaining the lm quality. This will
help increase compatibility with other fabrication processes.
Device fabrication process development based on the NCG lms deposited on wafers
MSx12 to MSx19 is explained in Chapter 4 on page 67.
3.4 Application of NCG as transparent electrode
In this Section, optical transparency of NCG was investigated, and the performance
as transparent electrode is compared to ITO, exfoliated graphene and other reported
values.Chapter 3 Large area metal-free PECVD deposition of graphene-like lms 59
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Figure 3.15: Model for optical characterization of (a) single material and (b) two
material stack. Incident light with intensity II gets reected (IR), transmitted
(IT) or absorbed.
3.4.1 Optical measurement method
When a material is to be used as transparent conductive lm, the most important
information about its optical properties is the optical absorption . It is the percentage
of the light which gets absorbed on its way through the material. A larger value indicates
a stronger absorption. Optical absorption cannot be measured directly, instead it is
calculated from optical transmission and reection measurements.
The setup for transmission measurements consists of a white light light source with
a constant intensity which is directed onto a photodetector. When the optical path is
free, the full light intensity reaches the sensor, providing a calibration reading. Then,
the specimen under investigation is placed in the light path between the light source and
the photodetector, and the output of the sensor is recorded. This value, together with
the calibration reading mentioned before, allows the transmittance T to be calculated.
The transmittance is the percentage of light that passes through the specimen and has
a value between 0 and 100%.
The calculation of the optical absorption from the transmittance alone can introduce
signicant errors due to the possible reectance of the specimen. This is illustrated
in Figure 3.15a. Light with known intensity (II) is directed onto the sample, and the
transmitted intensity (IT) is detected to yield the transmittance T. Some light, however,
is typically reected (IR), which has to be considered when calculating the absorption.
To measure the reectance R, light (with constant intensity II) is directed onto a
surface with full reectivity, and the reected intensity IR is detected by a photodetector.
This, again, is used as calibration reading. Following this, the reective surface is
replaced by the sample under investigation, and only the intensity of the reected light
IR is measured.
The schematic model in Figure 3.15a shows that light that was neither reected nor
transmitted must have been absorbed by the material. Thus, the absorption  can be
calculated by
 = 1   (T + R): (3.4)60 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
Next, the absorption measurement of a lm on top of a carrier substrate, as shown
in Figure 3.15b, is considered. It is assumed that there is no interaction (e.g. Fresnel
reection) between the lm and sample, and the results are a simple superposition
of the optical properties of the two materials. For transmittance and reectance, the
contribution of the lm can thus be calculated by
Tlm = T + (1   Tsample) (3.5)
and
Rlm = R   Rsample (3.6)
where T and R are the measured transmittance and reectance, respectively, of the
specimen and Tsample and Rsample are the corresponding values of the sample. The
absorption of the lm alone is then
lm = 1   (Tlm + Rlm): (3.7)
By using a light source with adjustable output wavelength, the absorptions can be
obtained as a function of wavelength. This information is particularly interesting when a
material is to be used for optical device application at specic wavelengths. Additional
explanations about the optical theory mentioned in this Subsection can be found in
standard optics literature [138].
3.4.2 Measurement setup
All measurements were performed in a commercial system from Bentham, consisting of
a TMc300 monochromator and a DTR6 integrating sphere tted with a silicon photo-
diode as detection unit. A schematic cross-section of the integrating sphere is shown in
Figure 3.16a. The incident light beam (red line) enters the integrating sphere through
the transmittance port and is directed at the reectance port. Specular reections -
nally reach the SPIN/SPEX3 port. The interior of the integrating sphere is coated with
barium sulphate (a very good reector) to include detection of diused light as well. In
the measurements here, the specular reection is included by closing the SPIN/SPEX
port. During calibration measurements, the reectance port is closed using a highly
reective material with a reectance of 1. The measured calibration curve is shown in
Figure 3.16b illustrating the wavelength dependence of the silicon photodetector. The
measurement software uses the calibration data to calculate the transmittance and re-
ectance in percentage.
Small samples are held in place perpendicular to the incident light beam with the
help of a mounting frame and adhesives. Measurements are carried out for wavelengths
ranging from 300 to 1100nm, and take up to 15min.
3SPIN stands for specular included, SPEX stands for specular excluded.Chapter 3 Large area metal-free PECVD deposition of graphene-like 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Figure 3.16: (a) Schematic cross section of Bentham integration sphere. Re-
produced from www.bentham.com. (b) Typical calibration curve for silicon
photodiode measured with the integrating sphere.
3.4.3 Absorption of quartz and sapphire glass
The absorption of clean 1mm thick quartz glass and 37520m thick sapphire glass was
measured rst. Figure 3.17a show the obtained transmittance and reectance for quartz
and sapphire, respectively. Figure 3.17b shows the sum of the measured transmittance
and reectance curves shown in Figure 3.17a. All sums are within a very narrow margin
around 100%, showing that the optical absorption in the quartz and sapphire is very
small and therefore can be neglected without introducing any signicant error. Since
the accuracy of the transmission and reection measurements rely on the calibration
measurement, variations of the light power or photodectector sensitivity (for example
due to temperature change) can lead to sums larger than 100%. Sampling errors can
add to these inaccuracies. Therefore, any result larger than 100% is treated as if 100%
and it has been concluded that quartz glass has the lower absorption and is thus more
suitable as substrate.
3.4.4 Absorption of NCG lms on quartz and sapphire
Three NCG samples deposited at 900 C for 15min on 1mm thick quartz and 37520m
thick sapphire are shown in Figure 3.18. The growth conditions are summarized in
Table 3.5. The transmission and reection of the NCG lms were calculated according
to Equations 3.5 and 3.6. These calculated values were then used to obtain the optical
absorption of the lms according to Equation 3.7, as shown in Figure 3.19a (black
curves).
The procedure above requires two optical measurements, i.e. transmission and reec-
tion. However, the reectance for a single layer of exfoliated graphene was found to be
<0:1% [45], and as a consequence it is common to only do transmission measurements
for graphene. To evaluate whether this also applies to the NCG developed in this work,
optical absorption is calculated once more according to Equation 3.7 with R neglected.
The results are shown in Figure 3.19a as red curve.62 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
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Figure 3.17: (a) Measured transmission and reection of 1mm thick quartz and
375  20m thick sapphire. (b) Sum of transmission and reection from (a).
The dierences between these two curves are shown in Figure 3.19b. In the visible
range the dierence is below 2%. Thus, it is concluded that for the optical charac-
terization of the NCG lms on quartz and sapphire it is sucient to perform only
transmittance measurement.
3.4.5 Performance of NCG as transparent electrode
Performance values of graphene-based transparent electrodes were reviewed in Sec-
tion 2.5.1 on page 22. There is a consensus in literature that the transparency at
550nm wavelength and the sheet resistance are compared. The measured transmittanceChapter 3 Large area metal-free PECVD deposition of graphene-like lms 63
Quartz1
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Sapphire1
Figure 3.18: Picture showing NCG lms deposited on quartz (left and middle,
10  10mm2) and sapphire (right) on top of Nano Research Group logo.
Sample ID
Carrier F[H2] F[CH4] dNCG R Transp. =
substrate (sccm) (sccm) (nm) (k
=) (%) (
 1)
Quartz1 quartz 60 75 5.5 13 85 0:47  10 3
Quartz2 quartz 72 90 15 2.5 65 0:93  10 3
Sapphire1 sapphire 72 90 15 7500 65 0:31  10 6
Table 3.5: Description of samples with NCG deposited on transparent sub-
strates. Deposition temperature Tdep and duration tdep for all samples are
900 C and 15min, respectively. The sheet resistance R and transparency
are measured at 550nm wavelength.
(or transparency) at 550nm wavelength and sheet resistances (measured using an Ac-
cent HL5500 Hall System) for the three samples fabricated in this work are given in
Table 3.5. Additionally, the gure of merit values (compare Equation 2.3 on page 23)
of the lms are calculated and given in Table 3.5. In Figure 3.20, these three values are
visually compared to literature values.
The result for Sapphire1 is far away from other reported values. The large resis-
tance of 7.5M
 on sapphire has not been further investigated, and it is not possible
at this stage to say whether this is a reproducible value. The possibility of granular
boundary passivation has to be considered. Samples Quartz1 and Quartz2, however,
are closer to other reported values, and Quartz1 falls within the range attributed by
Jo et al. [80] to chemically modied graphene. The value is also close to the value
reported by Medina et al. [57], which is a metal-free deposition method.
Several methods exist to reduce the sheet resistance of graphene without inuence on
the transparency. One is by doping, using the polymer TFSA ((CF3SO2)2NH), reported
to reduce the sheet resistance by up to 70% [139]. Also nitrogen doping can increase
the conductivity [140]. It is possible that the performance of NCG will increase by
employing such doping methods, and results similar to the ones obtained on graphene
grown by CVD on nickel with consecutive transfer will be achieved.64 Chapter 3 Large area metal-free PECVD deposition of graphene-like lms
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Figure 3.19: Comparison of NCG absorption calculation strategies. (a) Ab-
sorption calculated following Equations 3.7 with and without lm reectance.
(b) Dierence between the two calculation methods.
3.5 Summary
In this Chapter, the development of a large area, metal-free PECVD deposition process
for nanocrystalline graphene has been developed. In the rst part of the Chapter initial
experiments, which were aimed at reproducing CVD growth on nickel by PECVD, were
explained. Since CVD growth on nickel strongly depends on the cool-down rate, and
the used PECVD machine does not allow accurate control, rapid thermal annealing was
rst used to crystallize graphene on top of nickel from evaporated amorphous carbon.
With RTA conditions known to work, the next step was taken to deposit carbon on
nickel samples by PECVD. In the course of these experiments, direct deposition of
nanocrystalline graphene was achieved on SiO2. Such a direct deposition on insulating
substrates is favorable over deposition on nickel as it does not require any subsequent
transfer step.
In the second part of this Chapter, the NCG deposition on SiO2 was further inves-
tigated, and lms were analyzed extensively. It has been shown that ellipsometry is a
reliable method to determine the NCG thickness on SiO2, and the cluster diameter was
estimated from Raman results. Finally, four probe measurements were used to obtain
sheet resistance and charge carrier mobility.
The subject of the third part of this Chapter was the evaluation of NCG deposited on
150mm oxidized silicon wafers. In total eight wafers were deposited. The high thickness
and cluster diameter uniformity was conrmed by ellipsometry and Raman spectrometry,Chapter 3 Large area metal-free PECVD deposition of graphene-like lms 65
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Figure 3.20: Comparison of transmittance T versus sheet resistance R values
obtained in this work (Quartz1, Quartz2 and Sapphire1) with reported values.
respectively. AFM measurements show low RMS roughness values, and strong evidence
is presented suggesting that thinner NCG lms have larger cluster diameter.
In the last part of this Chapter, the suitability of the NCG for transparent electrode
applications was demonstrated. NCG is deposited on quartz and sapphire glass, and
the optical absorption is extensively studied. The obtained lms are nally compared
to other reported values, showing promising results.Chapter 4
Device fabrication and
characterization
In the previous Chapter, a large area, metal-free PECVD deposition process for nanocrys-
talline graphene has been developed. The high uniformity of the lms has been demon-
strated. The primary aim of this Chapter is to develop new, or adapt existing, processes
that are suitable for the fabrication of microfabricated structures based on the NCG
lm.
In Section 2.2.1 on page 9, it has been shown how graphene membranes and suspended
graphene strips can be used to measure mechanical strength (see Section 2.2.1 on page 9)
and thermal conductivity (see Section 2.2.2 on page 9). Furthermore, electronic proper-
ties of suspended graphene are closer to the theoretical values than graphene in contact
with a substrate. Therefore, fabrication processes for membranes and suspended NCG
strips are developed here.
Dierent aspects of graphene transistors were reviewed in Section 2.5.2 on page 24,
and the three fundamental transistor fabrication designs are shown in Figure 2.25 on
page 29. Fabrication of an NCG transistor comprising back gate is a subset of the
suspended beam fabrication process, as will become clear in Section 4.5 of this Chapter.
The transistor variation with top gate, however, requires a top gate to be deposited and
patterned on top of the contacted NCG. Therefore, as the third fabrication process, a
top gated transistor structure is developed comprising an SiO2 gate dielectric.
Finally, a fabrication process for NCG nanowire is developed in Section 4.7 on page 91,
following the technique reviewed in Section 2.6.5 on page 32.
4.1 Overview
To help illustrate the four fabrication processes and their relation between each other, the
reader is referred to Figure 4.1. All silicon substrates used in this work were originally wet
thermally oxidized together. This substrate preparation step is explained in Section 4.2.
Section 4.3 then contains details of the NCG sample preparation. The as-deposited
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samples are subsequently used for the fabrication of membranes, suspended beams and
top-gated structures.
The fabrication of the membrane devices is explained in detail in Section 4.4. The
membranes are realized by through-wafer inductively coupled plasma (ICP) etching of
the samples from the back, with the thermal oxide below the NCG acting as etch stop.
The membranes are nally released by HF vapor etching. The mask used for the ICP
etch step comprises squares and circles with diameters between 1 and 100m. The
fabrication could not be nished by the time of preparing this thesis.
The fabrication of suspended NCG beams, explained in Section 4.5, and the fabrica-
tion of top-gated structures, explained in Section 4.6, are related in several ways. They
are based on the same lithography mask set and the same initial fabrication steps. After
patterning the NCG lm into 20m long strips with dierent widths, Ti/Au contacts
are patterned by lift-o to form an electrical contact to these strips. In the case of the
suspended beams, the fabrication is then nalized by etching the underlying SiO2 lm
with HF, thus releasing the beams. The top-gated structures, on the other hand, re-
quire two more photolithographic patterning steps. First, a PECVD oxide is patterned
to form the top gate passivation. Secondly, the top gate is realized by Ti/Au lift-o.
The NCG nanowire formation is achieved by patterning steps into the SiO2 layer
prior to the NCG deposition. During a subsequent anisotropic oxygen plasma etch,
NCG remains at the steps due to the increased vertical lm thickness. Finally, Ti/Au
contacts are realized by lift-o.
Preparation of thermally oxidized wafer (4.2)
NCG sample preparation (4.3)
NCG deposition (4.3.1)
Wafer dicing (4.3.2)
Membrane
(4.4)
Suspended
beam (4.5)
Top gate
(4.6)
Nanowire
(4.7)
Figure 4.1: Flowchart illustrating the relation between the four fabrication pro-
cesses represented by the four bottom squares.Chapter 4 Device fabrication and characterization 69
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thermal 
oxide
Figure 4.2: Fabrication process ow chart illustrating NCG growth and wafer
dicing. After (1) NCG deposition, the wafer is (2) diced into smaller samples
for further processing.
4.2 Wet thermal oxidation and laser marking
The silicon wafers used in this work are [100] n-doped single side polished with a diameter
of 150mm. The exact properties can be found in Appendix C.1 on page 145. The wafers
were rst cleaned in FNA (fuming nitric acid) for 15min, rinsed and spin dried. Then,
wet thermal oxidation was performed on all 25 wafers at 1000 C for 48 minutes. The
oxide thickness was measured on the second wafer in the boat by ellipsometry. The
thickness was in the range of 242.5 to 246.5nm, which correlates to a non-uniformity
of 0.8%.
Identiers were laser scribed into the back side of the wafers labeled as MSx12 to MSx19
(eight wafers) after the oxidation. This was done to ensure that diced wafer pieces do not
get mixed, and fabricated devices can be unambiguously attributed to their respective
NCG deposition conditions. Refer to Appendix C.2 on page 145 for details about the
laser marking. The wafers were consecutively cleaned in deionized (DI) water and FNA
to remove any particles potentially generated during the laser ablation method.
4.3 NCG sample preparation
As explained in the Overview at the beginning of this Chapter and illustrated in Fig-
ure 4.1, NCG samples were prepared together, and later processed into dierent devices.
This has two reasons: rstly, device functionality can be better compared, since dierent
devices are fabricated from identical NCG lms. Secondly, one sample obtained from
each NCG wafer is kept unprocessed and can be analyzed in detail, even by destructive
analysis methods.
Figure 4.2 illustrates the process of this part of the fabrication. The rst step is the
PECVD deposition of NCG on the thermally oxidized 150mm wafers, as explained in
Section 4.2. Subsequently, the wafers are diced into smaller samples.70 Chapter 4 Device fabrication and characterization
4.3.1 NCG deposition
Deposition was carried out as part of the large area deposition experiments described in
Section 3.3 on page 50 (wafer MSx12 to MSx19). The deposition conditions are listed in
Table 3.2 on page 51. That Section also describes the thickness uniformity evaluation by
ellipsometry, the Raman mapping and roughness measurement by AFM on these wafers.
4.3.2 Wafer dicing
Wafer dicing requires the substrate to be placed on an adhesive foil with a dened
thickness. During dicing, the depth of the cut is controlled in such a way that it reaches
into the dicing foil without damaging the underlying stage. The wafer can therefore
be placed on the foil either with the top facing up (and thus be exposed to water
and silicon dust) or facing down (in direct contact with the dicing foil). The second
option is generally preferred, as the foil protects the active surface of the wafer from
contamination. However, removing the foil after the dicing process can lead to peeling
of the surface or other implications. Here, the NCG has good adhesion to the SiO2 and
is not damaged during peeling. Thus, the NCG lm was diced facing the dicing foil.
The wafers were diced into 40  40mm2 samples, yielding four full samples from the
center of the wafer. The dicing pattern is provided in Figure C.1 on page 146. A resin
blade with a feed speed of 10mm/s was used. The samples were blow dried after the
dicing using N2 gas and left on the dicing foil for storage and removed on demand.
4.4 NCG membranes
It has been shown that freestanding exfoliated graphene shows properties closer to the
theoretical predictions than graphene in contact with, for example, SiO2 [10, 106, 141].
To evaluate whether this also applies to the nanocrystalline graphene lms developed
in this work, a fabrication process for membranes without metal contacts was thus
conceived. Membranes can also be used for nanoindentation measurements using AFM,
providing mechanical properties [39, 41]. Also, Raman spectroscopy can be used to
measure stress in graphene [142]. The aim is to compare the Raman spectra of the NCG
before (stressed) and after (unstressed) membrane release, allowing estimation of the
original lm stress.
4.4.1 Fabrication summary
The fabrication process for the NCG membranes is illustrated in Figure 4.3, and a de-
tailed process step listing is provided below. The back side oxide of the samples obtained
from the preparation process, explained in Section 4.3, is rst thickened by PECVD ox-
ide deposition and subsequently patterned by reactive ion etching (RIE) to form the
etch mask for the back side inductively coupled plasma (ICP) etching step. The wet
thermal oxide of 245nm alone would be too thin, making the PECVD oxide depositionChapter 4 Device fabrication and characterization 71
necessary. The samples are then diced into 10  8mm2 samples. This small sample
size is necessary to t into the Veeco Multimode V AFM and perform nanoindentation
experiments. Dicing has to be done at this stage, as dicing of freestanding membranes
would have a low yield. After ICP etching the membranes are released by HF vapor.
c-Si
thermal 
oxide
1-4. PECVD oxide deposition on
back side and photolitho-
graphy
5-6. Backside oxide etch, resist
strip and sample dicing
7-8. Backside ICP silicon etch, 
buried oxide as stop layer
9. HF-vapor membrane release
PECVD 
oxide
resist
NCG
Figure 4.3: Fabrication process ow chart illustrating NCG membrane fabrica-
tion.
The full process involves one PECVD oxide deposition, one optical lithography, one
RIE step, one ICP etch step and one HF vapor etch. Steps marked [B] are performed on
the backside. Steps marked [pending] were not yet performed at the time of preparing
this thesis.
Step Details
1. Cleaning Acetone/IPA
2. PECVD SiO2 [B] Deposition conditions:
 Substrate temperature: 350 C
 Gas ows and pressure: 4.2sccm SiH4, 80sccm
N2, 350sccm N2O, 1000mT
 Plasma: 20W RF power
 Deposition duration: 51min
 Target thickness: 3000nm
3. Cleaning Acetone/IPA72 Chapter 4 Device fabrication and characterization
4. Lithography [B] Thick positive resist AZ 9260:
 Wafer dehydration: oven, 120 C, 15min
 Spincoating: thickness of  5:1m measured by
prolometer after development
 Pre-exposure bake: hotplate, 110 C, 2min 30s
 Exposure: alignment to sample edges
 Development: AZ726 MIF, 5min
5. RIE SiO2 etch [B] Open PECVD and thermal SiO2 ( 3245nm) until
reaching bulk silicon
 Gas ows and pressure: 38sccm Ar, 12sccm
CHF3, 30mT
 Plasma: 200W RF power
 Etch duration: 2h 40min
6. RIE resist strip [B] Removal of residual resist (NCG on front not aected)
 Gas ow and pressure: 100sccm O2, 200mT
 Plasma: 200W RF power
 Etch duration: 20min
7. Dicing Sample diced into 108mm2 pieces (see Figure C.2 on
page 146 for dicing pattern)
8. Silicon ICP etch [B] Through-wafer etching using Bosch process until reach-
ing buried thermal oxide [pending]
9. HF vapor etching Membrane release [pending]
4.4.2 Fabrication details
Two fabrications steps require additional explanation. These are the through-wafer deep
reactive ion etching (Step 8) and the HF vapor etching (Step 9).
4.4.2.1 Through-wafer inductively coupled plasma etching (Step 8)
The ICP silicon etch will likely suer from microloading eects (dierent etch rates for
dierent opening sizes). Alternatively, KOH etching from the back could be used in
this process instead, since graphene is not etched by KOH solution [41]. The reason for
choosing ICP etching was the availability of a suitable photolithographic mask.
4.4.2.2 HF vapor membrane release (Step 9)
In order to release the membranes, as shown in Figure 4.3, Step 9, the buried thermal
oxide has to be selectively removed against carbon with minimal mechanical impact.
This is achieved by vapor HF etching process [143]. This method does not require rinsing
by DI and is thus expected to have a larger yield as compared to wet HF etching. The
sample is exposed to HF vapor from the back side.Chapter 4 Device fabrication and characterization 73
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Figure 4.4: Microscope and SEM micrographs of resist and oxide mask patterned
on unpolished backside. (a) Test pattern showing a lithography resolution of
 3m. (b) Array of squares and circles with dimensions between 30 and
40m. (c) Square and circular pattern after RIE etching. (d) Square and
circular pattern with diameter below 3m are not resolved.
Findings from the suspended beam process, which will be described in Section 4.5,
show that HF vapor is able to penetrate NCG. Therefore, it should be also possible to
carry out the HF vapor release step with the NCG facing towards the HF vapor. This
could potentially minimize damage that might occur during sample unloading due to
stiction.
4.4.3 Conclusion
At the time of preparing this thesis, the fabrication could not be completed due to
the temporary unavailability of the Bosch process for the through-wafer etching. The
backside hard mask was successfully patterned. A microscope image of the resolution
test pattern of the resist mask on the unpolished back side is shown in Figure 4.4a.
A resolution of 3m was achieved. The resist mask with regular square and circular
pattern with diameters of 30, 35 and 40m before RIE etching is shown in Figure 4.4b.
An SEM micrograph of a 35m large square and circle after successful RIE etching is
shown in Figure 4.4c. In Figure 4.4d, the patterns with diameter of 1 to 4m after RIE
etching are shown. Patterns down to 3m were resolved.
The AZ 9260 resist was peeling in some areas after development. This might be
due to the unpolished backside surface of the silicon wafer available at that time. As
a consequence, openings are not clearly dened after RIE etching (see Figure 4.4c). In74 Chapter 4 Device fabrication and characterization
order to improve the resolution and the resist adhesion, double side polished wafers
should be used.
4.5 Suspended Beam
As mentioned in Section 4.4, freestanding lms are a great source of information. Me-
chanical properties can be extracted [39, 41], as well as thermal conductivity [43]. The
latter is very interesting since the usage of graphene and graphene-like lms in integrated
circuits for thermal management is considered. Thus, in addition to the membrane fab-
rication mentioned in the previous Section 4.4, a fabrication process for suspended NCG
beams is proposed. The electrically contacted NCG strips comprise also a back gate,
allowing gate modulation experiments.
4.5.1 Fabrication summary
Figure 4.5 shows the schematic illustration of the suspended beam fabrication process.
A detailed process step listing is provided below. First, the deposited NCG lms are
patterned into 20m long strips with widths of 6, 3 and 1m. Next, metal contacts and
probe pads are aligned to the short edges of the strips and patterned by lift-o. Finally,
HF vapor etching is used to remove the sacricial oxide layer and suspending the strips.
The full process involves two optical lithography steps, one NCG plasma etching, one
Ti/Au electron beam evaporation and one HF vapor etch. The optical Masks 1 and 2
used in this process are schematically illustrated in Figure 4.6. For the full mask design
refer to Figure C.3 on page 148.
Step Details
1. Cleaning Acetone/IPA
2. Lithography 1 Positive resist S1813:
 Wafer dehydration: oven, 120 C, 15min
 Spin coating: thickness  1:2m
 Pre-exposure bake: hotplate, 90 C, 2min
 Exposure: Mask 1, no alignment
 Post-exposure bake: hotplate, 120 C, 2min
 Development: MF319, 40s
3. NCG oxygen plasma
etch
Remove exposed NCG
 Gas ow and pressure: 20sccm O2, 20mT
 Plasma: 20W RF power
 Etch duration: see Table 4.1
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5. Lithography 2 Negative resist AZ 2070:
 Wafer dehydration: oven, 120 C, 15min
 Spin coating: thickness  4:4m
 Pre-exposure bake: hotplate, 110 C, 1min
 Exposure: Mask 2, alignment to NCG pattern
(Mask 1)
 Post-exposure bake: 110 C, 1min
 Development: AZ726, 1min 20s
6. Metal evaporation Target material Ti/Au, target thickness 20/200nm
7. Lift-o process NMP
8. RIE SiO2 etch [B] Remove thermal SiO2 (245nm) to allow electrical con-
tacting of substrate
 Gas ows and pressure: 38sccm Ar, 12sccm
CHF3, 30mT
 Plasma: 200W RF power
 Etch duration: 20min
9. Contact annealing Improve contact between Ti/Au and NCG, 300 C, 1h
1-3.
4-6.
7-10.
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resist
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Ti/Au
NCG
Patterning of NCG by posi-
tive resist mask and O2 RIE
Resist strip, lift-oﬀ resist 
patterning and Ti/Au 
evaporation
Lift-oﬀ by NMP and 
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top view
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Figure 4.5: Fabrication process ow chart illustrating suspended NCG device
fabrication. The NCG is patterned and contacted, and suspended by mask-less
HF oxide etching. The amount of underetch is controlled by the etch duration.76 Chapter 4 Device fabrication and characterization
(a) Mask 1 (b) Mask 2
Figure 4.6: Schematic illustration of mask used for suspended and top-gated
structures. The full mask is shown in Figure C.3 on page 148. (a) Mask 1
provides four rectangles for patterning of NCG strips. (b) Mask 2 contains
eight contact pads and contact leads matching the strips of Mask 1.
Sample
tetch d100
mean
sec nm
MSx12 3 600 35.5
MSx13 3 600 31.5
MSx14 3 400 18.0
MSx15 3 250 15.7
MSx16 3 50 3.0
MSx17 3 200 12.4
MSx18 3 200 8.9
MSx19 3 150 5.2
Table 4.1: Etch durations used in Step 3 of suspended NCG structures fabri-
cation (Section 4.5) and Step 3 of top-gated structure fabrication (Section 4.6).
The NCG thicknesses d100
mean were obtained by ellipsometry as explained in Sec-
tion 3.3.1 on page 51.
10. HF vapor etching Suspend NCG strip
 substrate temperature: 40 C
 HF concentration: 48%
 etch duration: 4min
4.5.2 Fabrication details
Two fabrication steps will be described in more detail. These are the lithography for
the Ti/Au lift-o (Step 5) and the HF vapor etching (Step 10).Chapter 4 Device fabrication and characterization 77
NCG
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Figure 4.7: Contacting of NCG by Ti/Au lift-o. (a) After light-o lithography.
(b) After Ti/Au evaporation and lift-o by NMP.
4.5.2.1 Lithography 2 (Step 5)
Negative resist (AZ 2070) is used because it gives a better retrograde resist edge prole
compared to positive resist, which is necessary for successful lift-o. There were several
issues during the lithography, and the lithography was performed three times before
success. Four NCG strips (20  6m) are shown in Figure 4.7a after the lithography,
and again in Figure 4.7b after the successful Ti/Au deposition and NMP lift-o.
A dierent issue during this lithography, but not related to resolution, was the lack
of dedicated, pre-patterned alignment marks. The rst lithography step (Step 2), used
to pattern the NCG, is simultaneously used to pattern alignment marks. However, the
NCG lms on samples MSx16 3 and MSx19 3 were too faint to allow subsequent optical
alignment, and could thus not be processed further than Step 4. To allow success-
ful alignment of such thin lms it would be necessary to perform an alignment mark
patterning step before the NCG deposition. Due to the high NCG deposition tempera-
tures, metal markers are not an option. Instead, patterning the thermal oxide by RIE
is recommended.
4.5.2.2 HF vapor etching (Step 10)
A HF vapor phase etcher from Idonus [144] was used in this step. A trial vapor HF etch
was performed on sample MSx18 3. MSx18 3 was used because it has poor NCG{metal
contact alignment and would thus be no big loss if unsuccessfully released.
Figure 4.8 shows a microscope image of an HF etched structure with 206m strips.
It has a device identier patterned above a frame, and comprises eight probe pads in the
center (connected to the four NCG strips). Due to the mask design, a solid, 200m wide
NCG strip is located on the left of the image. A small area of this solid NCG strip, which
appears etched, is magnied for better visibility in the inset in Figure 4.8. A brighter
area is present around ve small Ti/Au particles which were deposited due to damage
of the photolithographic mask. The SEM micrograph in the second inset of Figure 4.8
shows one of those Ti/Au particles. At the bottom of the micrograph a perforated78 Chapter 4 Device fabrication and characterization
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Figure 4.8: Results of HF vapor oxide etch of device MSx18 3. Optical micro-
scope image of full device is shown on the right. A small part is magnied twice
(see insets).
lm is visible. This perforated lm is the thermal oxide on which the NCG lm was
initially grown. Close to the Ti/Au particle the oxide had been etched completely. SEM
investigation suggests that the oxide underneath the NCG was etched without damage
to the NCG.
In the microscope image of the HF etched device shown in Figure 4.8, two dierent
contrasts with clear, but irregular, borders are visible between the inner Ti/Au probe
pads and the outer frame. This pattern does not correlate to any of the lithography
steps used in this process. SEM and AFM investigation revealed that the areas closer
to the Ti/Au are bare silicon (SiO2 etched completely), while the areas further away
(> 50m) are not or only partially etched SiO2. This indicates that the etch rate close
to the Ti/Au structures was higher.
An SEM micrograph of the four NCG strips after the HF release is shown in Fig-
ure 4.9a, with the indicated area magnied in Figure 4.9b. It is clearly visible that the
NCG strips exhibit wrinkles and are in direct contact with the silicon substrate. The
Ti/Au contacts are also in direct contact; the gap of 245nm is not present. A lack of
vertical gap was further conrmed from the FIB cross section shown in Figure 4.10.
The fact that the NCG strips developed wrinkles after the release suggests that as-
deposited NCG lms on SiO2 had compressive stress. The sacricial oxide thickness
is too small, and the structures stick down despite the use of HF vapor etching. Sev-
eral wrinkles were analyzed by AFM and wrinkle heights between 50 and 170nm were
observed.
To determine the etch rate of the HF vapor etching, an FIB cross section was per-
formed on the edge region of a 100  100m contact pad. An SEM micrograph of the
cross section is shown in Figure 4.10. The inset clearly shows the unetched thermal
oxide to the left, and partially etched oxide to the right. The perpendicular distance
between the metal pad edge and this transition of the thermal oxide is  9:5m. The
etch rate is thus  2:4m/min, which is much higher than previously reported etchChapter 4 Device fabrication and characterization 79
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Figure 4.9: SEM micrographs of suspended beam device MSx18 3 after HF re-
lease. (a) Four contacted NCG strips and (b) closeup of area indicated in (a).
The NCG sticks down onto the silicon substrates, and wrinkle formation in the
NCG is visible.
250 nm
c-Si
Au
Figure 4.10: SEM micrograph of FIB cross section through Ti/Au probe pad
illustrating the amount of underetch.
rates of 15nm/min for thermal oxide [145] and 166-220nm/min for tetraethyl orthosili-
cate (TEOS) [143, 145]. The eect which leads to the apparent higher etch rate close to
the Ti/Au particles is not entirely understood. Two possibilities are considered: (i) The
particles act as local heat sinks (the HF vapor etch rate increases with decreasing tem-
perature) or (ii) a catalytic reaction occurred. However, reported titanium etch rates
in HF are very slow [145] with no indication of a catalytic eect. These results are
inconclusive and further work should be carried out to investigate the higher etch rates
close to the metal.
4.5.2.3 Raman characterization of HF vapor etched NCG
Raman spectroscopy was performed on NCG strips after HF etching (sample MSx18 3)
and compared to the results obtained on the unprocessed reference sample MSx18 4.80 Chapter 4 Device fabrication and characterization
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Figure 4.11: Raman spectra of NCG before HF vapor etching (MSx18 4) and
after (MSx18 3). The latter was taken on the topmost NCG strip visible in
Figure 4.9a.
Figure 4.11 shows these spectra for the relevant ranges. The peak intensity ratio ID=IG
obtained through curve tting is 1.91 and 1.68 for MSx18 4 and MSx18 3, respectively.
This is a decrease of 12%, while the I2D=IG ratio increased by 52% (from 0.089 to 0.135).
This might be due to the stress release after the HF etching.
The curve tting also provides the peak location, which has been demonstrated to
change due to applied stress [142, 146{148]. The 2D peak of exfoliated graphene (
2700cm 1) exhibits a red shift (reduction of Raman shift) on applied tensile stress. The
G peak ( 1580cm 1) shows the same behavior with an additional split of the single
peak into a G+ and G  peak. Here, the G peak shows a red shift of 5  2cm 1 after
HF vapor etching, which suggests that the as-deposited lm had an initial blue shift
due to compressive stress. However, the 2D peak exhibits an opposite trend. The peak
shifted 10  4cm 1 to the right after etching, which would mean that the as-deposited
lm had a tensile stress. Using the reported shift rate of 1:9  0:4cm 1/GPa [142], the
compressive stress of the NCG on wafer MSx18 is 10:3  5:8GPa based on the G peak.
It is expected that this inconclusive observation (G and 2D peak shift in opposite
directions) can be better understood with further Raman results obtained on properly
suspended lms, without any stiction to the silicon substrate. Localized stress due
to wrinkles is also likely to inuence the Raman investigation. To achieve properly
suspended structures, the oxide thickness should be increased.
4.5.3 Electrical characterization
The devices on sample MSx08 3 were electrically characterized after the HF vapor etching
even though the NCG strips were not suspended. The ID{VD results for one such deviceChapter 4 Device fabrication and characterization 81
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Figure 4.12: ID{VD measurements results of 20  1m2 strip (MSx18 3) after
HF vapor etching. Back gate voltage VG applied to the bulk sample.
are shown in Figure 4.12 with dierent back gate voltages VG applied. These results
are reproducible, and similar characteristics were observed for all other devices. These
results strongly resemble Schottky diode characteristics. Two possible explanations are
considered: (i) A Schottky contact is formed between the Ti/Au contacts and the NCG
during the HF etching, or (ii) the Schottky contact exists between the Ti/Au contacts
and the silicon substrate.
In Figure 4.9a it is visible that the entire contact area between the NCG and the
Ti/Au is underetched. Furthermore, it has been concluded that NCG is permeable to
HF vapor. As a consequence, it must be assumed that the whole contact area was aected
by HF. It is unclear what eect exactly this might have on the NCG{Ti/Au interface,
but formation of a Schottky contact has to be considered as one of the possibilities.
To avoid this kind of complications, future device mask designs should be modied as
schematically illustrated in Figure 4.13. The current design (see also Figure C.3 on
page 148) was originally designed to allow contacting of FIB-fabricated structures. The
design goal was to achieve a high device density, and as a consequence the contact area
between the NCG and the Ti/Au is very small and readily underetched by HF vapor
etching. An improved mask design would comprise suciently enlarged contact areas.
This would solve two problems: (i) During HF vapor etching most of the contact area
would stay unaected due to the larger contact size, thus ensuring good contact, and
(ii) the requirements on the optical mask alignment accuracy during lithography would
be greatly reduced.
The second possible explanation for the Schottky contact characteristics is a contact
between the silicon substrate and the Ti/Au contacts. As can be seen in Figure 4.10,
the underetched Ti/Au bends down and is in contact with the silicon substrate. By82 Chapter 4 Device fabrication and characterization
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Figure 4.13: Schematic illustration of proposed improved mask design. The
larger overlap between NCG and metal ensures good contact even after HF
vapor etching.
increasing the oxide thickness, which was identied as necessity for successful device
fabrication before, this contact can be avoided. Therefore, by fabricating structures with
thick oxide ( 3m) using both, the current (HF inuence on contact area expected) and
the improved mask design (contact area protected from HF), the origin of the Schottky
contact characteristics could be identied.
4.5.4 Conclusion
The suspended beam fabrication described in this section was not entirely successful, as
the NCG beams were not suspended but rather stuck down. The main reason for this
is the very small sacricial oxide thickness (245nm). Nevertheless, valuable results were
obtained. Firstly, it has been shown that NCG lms are compressive, as evidenced by
the wrinkle formation after the HF vapor oxide etch. Secondly, Raman spectra of the
unstressed NCG after HF vapor release show lower disorder (D peak) and higher 2D
peak intensities, as well as a red shift of the G peak. Finally, unexpectedly high HF etch
rates of  2:4m/min were obtained close to Ti/Au, while oxide away from metal was
etched much slower.
For a future revision of this fabrication process it is suggested to increase the sacricial
oxide thickness. Furthermore, an improved mask design (as proposed in Figure 4.13)
should be considered. A larger range of beam lengths and widths should be implemented
as well. It should be also evaluated whether liquid HF etching with consecutive critical
point drying can be an option.
4.6 Top gated NCG
In the previous Section the fabrication and characterization of suspended beam devices
was reported. These structures are basic TFT structures with NCG connecting the
source and drain contacts and a gate realized by the handle wafer. They comprise aChapter 4 Device fabrication and characterization 83
gate oxide with a thickness of 245nm and do not have a counter electrode on top. Thus,
a weak gate voltage modulation of the source{drain voltage is possible due to the limited
gate eld penetration [149]. To investigate whether NCG devices indeed suer from the
described eect, structures were fabricated comprising an additional top gate with a
100nm PECVD gate oxide.
4.6.1 Fabrication summary
The fabrication process ow chart is shown in Figure 4.14 and a detailed list of the
fabrication steps is provided below. After NCG patterning and contacting by Ti/Au
lift-o (Step 1-7, identical to the suspended beam process), a PECVD oxide is deposited
and patterned to form the top gate oxide (Step 8-14). Finally, the top gate is realized
by Ti/Au lift-o (Step 15-19). The full process involves four optical lithography steps,
one NCG plasma etching, two Ti/Au electron beam evaporations, one PECVD oxide
deposition and two RIE oxide etching. The optical masks used are schematically illus-
trated in Figure 4.6 on page 76 and in Figure 4.15. Details and the full mask layout can
be found in Appendix C.4 on page 147.
Step Details
1. Cleaning Acetone/IPA
2. Lithography 1 Positive resist S1813:
 Wafer dehydration: oven, 120 C, 15min
 Spincoating: thickness  1:2m
 Pre-exposure bake: hotplate, 90 C, 2min
 Exposure: Mask 1, no alignment
 Post-exposure bake: hotplate, 120 C, 2min
 Development: MF319, 40s
3. NCG oxygen plasma
etch
Remove exposed NCG
 Gas ow and pressure: 20sccm O2, 20mT
 Plasma: 20W RF power
 Etch duration: see Table 4.1 on page 76
4. NMP resist strip Remove residual resist, 1h
5. Lithography 2 Negative resist AZ 2070:
 Wafer dehydration: oven, 120 C, 15min
 Spincoating: thickness  4:4m
 Pre-exposure bake: hotplate, 110 C, 1min
 Exposure: Mask 2, alignment to NCG pattern
(Mask 1)
 Post-exposure bake: 110 C, 1min
 Development: AZ 726, 1min 20s
6. Metal evaporation Target material Ti/Au, target thickness 20/200nm
7. Lift-o process NMP84 Chapter 4 Device fabrication and characterization
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Figure 4.14: Fabrication process ow chart illustrating NCG top gate device
fabrication. The NCG is patterned and contacted. After oxide passivation a
Ti/Au top gate is deposited above the channel by lift-o. PECVD oxide is
transparent in top view for clarity.
8. RIE SiO2 etch [B] Remove thermal SiO2 (245nm) to allow electrical con-
tacting of substrate
 Gas ows and pressure: 38sccm Ar, 12sccm
CHF3, 30mT
 Plasma: 200W RF power
 Etch duration: 20min
9. Contact annealing 1 Improve contact between Ti/Au and NCG, 300 C, 1hChapter 4 Device fabrication and characterization 85
(a) Mask 3 (b) Mask 4
Figure 4.15: Illustration of masks used for top-gated structures in addition to
the masks shown in Figure 4.6. (a) Mask 3 is used as etch mask to maintain
protection of the NCG strips while opening the contact pads. (b) Mask 4
contains the top gate patterned by lift-o.
10. PECVD SiO2 Deposition conditions:
 Substrate temperature: 350 C
 Gas ows and pressure: 4.2sccm SiH4, 80sccm
N2, 350sccm N2O, 1000mT
 Plasma: 20W RF power
 Deposition duration: 2min
 Target thickness: 100nm
11. Cleaning Acetone/IPA
12. Lithography 3 Same as Step 2, Mask 3, alignment to existing struc-
tures
13. RIE SiO2 etch Same as Step 8, etch duration 5min
14. NMP resist strip Remove residual resist, 30min
15. Cleaning Acetone/IPA
16. Lithography 4 Same as Step 5, Mask 4, alignment to existing struc-
tures
17. Metal evaporation Target material Ti/Au, target thickness 20/200nm
18. Lift-o process High purity acetone
19. Contact annealing 2 Same as Step 9
4.6.2 Gate oxide deposition and patterning (Step 10-13)
Adhesion between silicon dioxide and noble metals is generally weak, making it necessary
to use Cr or Ti as adhesion layer. In the fabrication process described in this Section, a86 Chapter 4 Device fabrication and characterization
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Figure 4.16: Optical microscope images showing the top gate fabrication steps.
(a) A positive resist mask is patterned on top of the PEVCD oxide. (b) After
RIE and resist strip cracking of the PECVDE oxide is visible. (c) The same
device as (b) after top gate lift-o process.
100nm thin PECVD oxide is deposited at 350 C directly on top of the previously pat-
terned Au structures. Gold areas (contact pads) larger than 100m have been covered.
Thus, it was expected that peeling of the oxide might occur due to stress induced into
the oxide/Au interface during the deposition.
A device with the gate oxide deposited (Step 10) and the resist mask patterned
(Step 12) is shown in Figure 4.16a. The oxide lm is very uniform and no delamination
is observed. The same structure is shown again after the RIE oxide etch (Step 13)
and the NMP resist strip (Step 14) in Figure 4.16b. The oxide surface is not smooth
and delamination of the PECVD oxide occurred. It is not clear at which stage this
deterioration occurred, since no observation by microscopy was done until after the NMP
strip. In case the damage to the oxide occurred during the NMP strip, an alternative
resist removal process using acetone and IPA could be used. Using an oxygen plasma
resist strip would be possible as well, since the NCG is protected by oxide. However,
in Step 18 either acetone or NMP has to be used for the metal lift-o. Thus switching
Step 14 to dry resist stripping would be of little merit.
The device fabrication was continued, and the Ti/Au top-gate was successfully pat-
terned despite the wrinkles of the PECVD oxide. A microscope image of the channel
region after successful fabrication is shown in Figure 4.16c. SEM micrographs of the
patterned gate oxide after top gate patterning are shown in Figure 4.17a. The wrinkles
of the PECVD oxide are clearly visible, however, no cracking of the oxide layer is ob-
served. The Ti/Au top gate is continuous despite the wrinkles, and device fabrication
is successful, as shown in the magnied micrograph in Figure 4.17b.Chapter 4 Device fabrication and characterization 87
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Figure 4.17: SEM micrograph of fabricated top gated structures. (a) PECVD
oxide covering channel area. (b) Closeup of the area indicated in (a). Wrinkles
of the PECVD oxide are visible. VTG
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Figure 4.18: ID{VD measurement strategies for top gated structures. For Strat-
egy S1 ID{VD is measured for dierent back gate voltages VBG (top gate not
used). Strategy S2: ID{VD measured as function of top gate voltage VTG three
times with back gate biased at  40, 0 and +40V, respectively.
4.6.3 Electrical characterization
The successfully fabricated structures were electrically characterized using a probe sta-
tion and an Agilent B1500A Semiconductor Device Analyzer. The fabricated structures
were measured according to two measurement strategies, in order to determine whether
there is any dierence between the top and bottom gate biasing. These two strategies,
henceforth called S1 and S2, are illustrated in Figure 4.18. First, the top gate is ignored
for strategy S1, and ID{VD measurements with variable back gate biasing are carried out.
For measurements according to strategy S2, the top gate is used for ID{VD modulation.
This measurement is performed for three dierent back gate potentials VBG.88 Chapter 4 Device fabrication and characterization
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R
(k
=)
MBG
(%)
MTG
(%)
MSx12 1 Dev1 35.5 10.78 2:3  0:2 0.14 1.73
Dev2 10.58 2:3  0:2 0.16 0.44
MSx13 1 Dev1 31.5 22.06 4:7  0:5 0.37 1.22
Dev2 22.79 4:9  0:5 0.21 0.57
MSx15 1 Dev1 15.7 38.08 8:2  0:8 0.49 1.39
Dev2 37.88 8:1  0:8 0.89 0.98
MSx17 1 Dev1 12.4 78.62 16:9  1:7 0.74 2.76
Dev2 84.22 18:1  1:9 0.67 1.79
Table 4.2: Measured channel resistances R and calculated sheet resistances R
of top gated structures. NCG strip dimensions obtained from SEM micrographs
are 130:25 and 30:25m for length and width, respectively. MBG and MTG
are the channel modulation for back and top gate, respectively. NCG thickness
dNCG as obtained from ellipsometry given for reference.
4.6.3.1 Results
Two NCG devices with 3m wide NCG strips were measured on each sample. These
two devices are located next to each other and have a common top gate. Out of the six
samples that were successfully fabricated (MSx12 1, MSx13 1, MSx14 1, MSx15 1, MSx17 1,
MSx18 1), only four showed electrical conduction.
The source{drain current ID was limited to 30A in all measurements, and the
drain voltage VD is sweeped from  10V to 10V in steps of 50mV. The ID{VD results
of all devices show metallic characteristics without oset, and linear least square tting
was used to obtain channel resistances. The tting results for all measured devices
following strategy S1 with VBG = 0V are provided in Table 4.2. Dev1 and Dev2 refer to
the measured NCG strips which are in the same location on all four samples. These two
top gated NCG strips of sample MSx17 1 are visible in Figure 4.16a and Figure 4.17a;
Dev1 is the top device, Dev2 is the second from top. Dev2 is also visible in Figure 4.17b
(top device). The sheet resistances listed in Table 4.2 were calculated based on NCG
strip dimensions obtained from SEM micrographs. Detailed electrical results of sample
MSx12 1 and MSx17 1 are shown in Figure 4.19 and 4.20, respectively.
In addition, the inuence of the NCG thickness on the gate modulation eect was
investigated. For this purpose the channel modulation eect (in %) was calculated by
M =
Rmax   Rmin
Rmean
 100 (4.1)
with R the channel resistance. The results are shown in Table 4.2 and visualized in
Figure 4.21.Chapter 4 Device fabrication and characterization 89
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Figure 4.19: Channel resistance t results for sample MSx12 1. The gate voltage
is top gate or back gate, depending on the measurement. Example \Dev1, S2,
VBG =  40V": gate voltage (x-axis) is applied to top gate (VTG); the back gate
voltage VBG is xed at  40V.
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Figure 4.20: Channel resistance t results for sample MSx17 1. The gate voltage
is top gate or back gate, depending on the measurement. Example \Dev1, S2,
VBG =  40V": gate voltage (x-axis) is applied to top gate (VTG); the back gate
voltage VBG is xed at  40V.
4.6.3.2 Discussion
Several observations can be made regarding the obtained channel resistances shown in
Figure 4.19 and 4.20.
1. The top gate modulation eect is stronger than the back gate modulation eect
for all devices. This is especially apparent for MSx12 1, Dev1 and MSx17 1, Dev1.90 Chapter 4 Device fabrication and characterization
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Figure 4.21: Calculated channel modulation for dierent NCG thicknesses and
dierent measurement strategies. For strategy S2, the strongest modulation
value of the three measurements is used. Modulation increases with decreasing
NCG thickness.
2. The modulation eect is not linear for Dev1 on both samples shown in Figure 4.19
and 4.20, respectively (increasing resistance for VTG =  40V). This eect is also
observed for the results of Dev1 on sample MSx13 1 and MSx15 1 (not shown).
3. Discrepancy between strategy S1 and S2: The results obtained following strat-
egy S2 with VTG = VBG = 0V do not always match the results following strat-
egy S1 with VBG = 0V (compare, for example, red circle and blue triangle in
Figure 4.16a). This might be due to the undened top gate potential during mea-
surements following strategy S1.
4. Figure 4.21 shows that the channel modulation increases for decreasing NCG thick-
nesses.
5. The physical top gate geometry is dierent for Dev1 and Dev2, respectively. For
Dev1 the top gate reaches completely over the channel, while for Dev2 the top gate
ends close to the edge of the NCG strip. See Figure 4.16c and Figure 4.16a.
These observations follow expected characteristics. Since the top gate has a thickness
of 100nm (compared to bottom gate thickness of 245nm), a stronger modulation eect
was expected. The positive Gaussian-like shape of the channel resistance modulation
by a gate eld for exfoliated graphene [4, 26, 106] was not observed for NCG. Possible
explanations are the relative thick NCG lms used here and the crystal structure of
the NCG. Measurements were limited to 40V so the further trends of the channel
resistances could not be investigated. As mentioned in Section 4.5.2.1 on page 77, theChapter 4 Device fabrication and characterization 91
samples with thinner lms (e.g. MSx 16 with 3nm thin NCG) could not be used for
fabrication due to the lack of dedicated alignment marks. The clear trend visible in Fig-
ure 4.21, however, suggests that thinner NCG thicknesses might exhibit characteristics
closer to few layer graphene.
4.6.4 Conclusion
In this Section, the successful fabrication of top gated NCG structures was reported.
The deposited PECVD top oxide developed wrinkles after patterning and resist strip,
however, no cracking occurs and device functionality is not signicantly aected. It has
been shown that the top gate has a stronger modulation eect on the channel resistance
than the back gate. The observed non-linear modulation for some devices is likely to be
related to the top gate shape. Results indicate that a reduced NCG thickness results in
a stronger gate modulation eect. Samples with NCG as thin as 3nm were processed
but could not be fabricated, due to the lack of dedicated alignment marks. Further work
should be carried out to modify the fabrication process to include alignment structures
and to optimize the top gate deposition process to avoid wrinkle formation. Devices
with dierent dimensions (both NCG stip and top gate) would also provide additional
insight.
4.7 NCG nanowire devices
In Section 2.6.5 on page 32, a method was introduced that allows nanowire to be formed
with dimensions much smaller than the available lithography resolution. It was further-
more concluded that this kind of process is only feasible with thicker lms. The NCG
lms developed in this work are thus suitable for such fabrication. A fabrication process
for such nanowire devices, based on the NCG lms developed in this work (and suitable
for this kind of fabrication due to the large range of thicknesses possible), is proposed
in this Section.
4.7.1 Fabrication summary
The fabrication process ow chart for this process is shown in Figure 4.22, and the
detailed process step listing is provided below. First, trenches are etched into the top
thermal oxide using RIE, followed by the full-wafer NCG deposition. Then, selected
areas are covered by resist and the anisotropic NCG etch is carried out to form the
nanowires. Finally, Ti/Au contacts are patterned using lift-o, and the oxide on the
backside is removed. The optical mask set used for the fabrication was designed by
Dr Kai Sun during his PhD work in Southampton [150]. The full process involves three
optical lithography steps, one PECVD NCG deposition, one NCG plasma etching, one
RIE oxide etching and one Ti/Au electron beam evaporation.92 Chapter 4 Device fabrication and characterization
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Figure 4.22: Fabrication process ow chart illustrating NCG nanowire device
fabrication. The nanowires are formed in step 3, relying on the fact that the
vertical thickness of the NCG is larger at steps. The top view shows the device
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Wafer
Tdep theat tdep tcool F[H2] F[CH4] dNCG tetch
(C) (min) (min) (min) (sccm) (sccm) (nm) (s)
MSx20 900 15 15 15 75 60 37:5  0:5 40
MSx21 900 15 15 15 75 30 28  0 32
MSx22 850 12 15 12 75 60 16:75  0:25 22
MSx23 800 8 15 8 75 60 30:5  1:5 42
Table 4.3: Conditions used for nanowire devices fabrication. See Figure 3.2
on page 41 for parameter explanation concerning PECVD deposition of NCG.
Flow rates F are applied during the deposition step. Hydrogen ow during heat-
up and 10min pre-clean is xed at 100sccm. NCG thicknesses were measured
in three points (center, right, bottom) using ellipsometry. tetch is the oxygen
plasma etch duration applied in Step 9.
Step Details
1. Cleaning Fuming nitric acid, 15min
2. Lithography 1 Positive resist S1813:
 Wafer dehydration: oven, 120 C, 15min
 Spincoating: thickness  1:2m
 Pre-exposure bake: hotplate, 90 C, 2min
 Exposure: alignment to wafer at
 Post-exposure bake: hotplate, 120 C, 2min
 Development: MF319, 40s
3. RIE SiO2 etch Etch  100nm into thermal oxide
 Gas ows and pressure: 38sccm Ar, 12sccm
CHF3, 30mT
 Plasma: 200W RF power
 Etch duration: 5min
4. Oxygen plasma resist
strip
Removal of residual resist, 6min
5. Cleaning Fuming nitric acid, 15min
6. NCG PECVD Deposition conditions and resulting lm thicknesses see
Table 4.3
7. Cleaning Acetone/IPA
8. Lithography 2 Same as Step 2
9. NCG oxygen plasma
etch
Etch NCG anisotropically, nanowires formed at oxide
steps
 Gas ow and pressure: 20sccm O2, 20mT
 Plasma: 300W RF power
 Etch duration: tetch, see Table 4.3
10. NMP resist strip Remove residual resist, 5min94 Chapter 4 Device fabrication and characterization
11. Cleaning Acetone/IPA
12. Lithography 3 Negative resist AZ 2070:
 Wafer dehydration: oven, 120 C, 15min
 Spincoating: thickness  4:4m
 Pre-exposure bake: hotplate, 110 C, 1min
 Exposure: alignment to NCG pattern
 Post-exposure bake: 110 C, 1min
 Development: AZ726, 1min 20s
13. O2 descum etching Ensure resist is completely removed in opened areas
while avoiding NCG removal
 Gas ows and pressure: 20sccm O2, 20mT
 Plasma: 20W RF power
 Etch duration: 30sec
14. Metal evaporation Target material Ti/Au, target thickness 20/200nm
15. Lift-o process NMP
16. Contact annealing Improve contact between Ti/Au and NCG, 300 C, 1h
17. RIE SiO2 etch [B] Remove thermal SiO2 (245nm) to allow electrical con-
tacting of substrate
 Gas ows and pressure: 38sccm Ar, 12sccm
CHF3, 30mT
 Plasma: 200W RF power
 Etch duration: 20min
4.7.2 Fabrication details
The steps crucial for successful nanowire formation are the reactive ion etching of the
oxide to form the surface steps (Step 3) and the NCG etching (Step 9). These two steps
are explained in more details below. Additionally, some results of the metalization are
provided.
4.7.2.1 Step formation in thermal oxide (Step 3)
The wet thermal oxide on the wafer surface has a thickness of 245nm, as explained in
Section 4.2 on page 69. To measure the etch depth ellipsometry was used. The trenches
of the devices (width less than 6m) are too small for ellipsometry. However, by reducing
the ellipsometry spot diameter through the use of focusing probes and measuring on the
300m wide frames around the samples, reliable top oxide thickness measurement is
achieved. First wafer MSx20 was etched for 2min, with a resulting oxide thickness of 201
and 198nm in the center and at the edge of the wafer, respectively. The etch rate in the
center was thus 22nm/min. After an additional etch of 3min, the measured thicknessesChapter 4 Device fabrication and characterization 95
of 138 and 126nm, respectively, indicated an etch rate of 21.4nm/min. The remaining
three wafers were then etched for 5min each in one step. An oxide thickness of 140 and
124nm for the center and at the edge, respectively, measured on wafer MSx22 after the
etch shows good reproducibility. The etch rate dierence between center and edge was
observed before with other samples and is due to plasma dierences at the edges.
4.7.2.2 NCG dry etching (Step 9)
This step forms the nanowires, as schematically illustrated in Figure 2.30, and has to
be as anisotropic as possible. High RF power and low pressure generally increases the
directed etching for plasma processes. Without any previous results, wafer MSx20 was
etched for 30sec with the given etch conditions. After this initial etch, NCG was still
visible with the naked eye, and ellipsometry showed that 4.0nm of NCG was present at
the center of the wafer. The NCG thickness in the edge regions was higher (between
4.8 and 6.2nm). The etch rate could thus be estimated to 1.04{1.12nm/sec. Wafer
MSx20 was then etched a second time for 10sec, which corresponds to an overetch of
7.2 and 4.2nm in the center and at the edge, respectively. After the etching, NCG
was still visible with the naked eye top-right, and weaker bottom-left from the center
(wafer at at bottom). This is due to the non-uniformity of the initial PECVD process
(see thickness uniformity investigation in Section 3.3.1 on page 51). The remaining
NCG areas are visible in Figure 4.23a, which is a photography of the full wafer after
successful fabrication. The three remaining wafers were then etched for the duration
tetch as outlined in Table 9.
4.7.2.3 Metalization (Step 12{15)
An optical microscope image of the nanowire structures after successful lithography is
shown in Figure 4.24a. The two orange/brown shaded areas are the NCG pads, and the
brighter vertical structure is the etched trench. The nanowire location (left and right
edge of the trench) is indicated.
A dierent structure after Ti/Au lift-o is shown in Figure 4.24b. The large contact
area between the NCG and the Ti/Au ensures low resistivity. The contact reaching in
from the left is not used in these structures.
4.7.3 Fabrication results
The fabrication of all four wafers was successfully concluded. Wafer MSx20 is shown in
Figure 4.23a. As mentioned earlier, the NCG has not been removed completely in all
areas, resulting in residual NCG as indicated. In the transitional region between NCG
and no NCG the etch progress can be observed. A closeup of two chips, each comprising
many sets of nanowire devices, is shown in Figure 4.23b. Every second device type on
the wafer (left and right of the nanowire devices) has not been used in this work.96 Chapter 4 Device fabrication and characterization
residual
NCG
device
046
device
065
(a)
nanowire 
devices
11.3 mm
11.3 mm
(b)
Figure 4.23: (a) Picture of 150mm wafer MSx20 with fabricated nanowire de-
vices. NCG residues in upper right part are indicated. Residues lower left are
visible very faintly. British penny shown for size comparison. (b) Close up view
of area marked by white rectangle in (a). Nanowire devices are located in the
areas indicated.
The wafer design comprises nanowire devices in various variations. The fabricated
devices shown in Figure 4.25a, for example, have four trenches and thus eight nanowires
in parallel. Other devices comprise two very long nanowires (Figure 4.25b) or are solid
NCG thin lm (Figure 4.25c). The latter structures are also called thin lm transistors
(TFT) and will be used to compare the NCG properties between the dierent wafers.
SEM micrographs of one fabricated device on wafer MSx20 are shown in Figure 4.26,
and the device is rotated by 90 in comparison to the device shown in Figure 4.24b. The
SEM images are taken at a tilt angle of 40, thus distorting vertical dimensions. The
very high magnication micrograph (100k) of the transition between the NCG and the
oxide is shown as inset on the lower right. The SiO2 step has a rough edge (roughness in
the range of 50nm) which is due to the lithography resolution and can not be avoided.
The NCG has a slightly rough surface, as described in Section 3.3.3 on page 57. Even
though electrical measurements, which will be discussed in detail later, show conduction
of that particular device, no nanowire can be conrmed in the indicated locations.
Several more devices were examined by SEM in detail. The SEM micrograph in
Figure 4.27a shows one of the nanowire locations of device MSx20 046 1 J22, with the
unetched NCG on the left and right. Unfortunately, it appears that the NCG has not
been etched suciently in Step 9, and partially etched NCG forms conducting paths.
This partially etched NCG is interrupted by darker areas which are identied as theChapter 4 Device fabrication and characterization 97
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Figure 4.24: (a) Nanowire device after ligt-o resist patterning but before metal
evaporation. (b) Dierent nanowire device after Ti/Au evaporation and lift-o
by NMP.
(a) (b) (c)
Figure 4.25: Nanowire device variations. (a) Devices with eight (top) and two
(bottom) nanowires in parallel. (b) Long nanowire devices. (c) Solid lm de-
vices.
SiO2 that is below the NCG. Device MSx20 046 1 J42, which is shown in Figure 4.27b,
is a structure without nanowire. Nevertheless, no distinct edge between the NCG and
the inner area is visible. Thus, it must be assumed that also for this structure the NCG
etch was not sucient.
4.7.4 Electrical characterization
Only wafer MSx20 was electrically characterized. The electrical characterization was done
using a probe station and an Agilent B1500A Semiconductor Device Analyzer. Both
nanowire and TFT structures were measured, and representative results are provided
below for completeness.98 Chapter 4 Device fabrication and characterization
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Figure 4.26: SEM micrographs of fabricated nanowire device MSx20 046 1 J11.
The two NCG pads, Ti/Au contacts and the etched trench are visible. The
inset upper right shows a closeup of one of the trench edges where the nanowire
is expected. The right part is further magnied (inset lower right) showing the
transition from NCG to SiO2. The nanowire location is indicated. The device
shows conduction, however the NCG at the step can not be identied from the
SEM image.
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Figure 4.27: SEM micrographs of fabricated devices. (a) Nanowire device
MSx20 046 1 J22, showing partially etched NCG present between electrodes.
(b) Device MSx20 046 1 J42 without nanowire. Partially etched NCG connects
both electrodes.
4.7.4.1 Nanowire devices
Results The measurements were taken on sample 46, which is close to the area
with residual NCG (see Figure 4.23a). The electrical characterization results of de-
vice MSx20 046 1 J22 are shown in Figure 4.28. Linear least square tting to the results
for small currents gives a resistance of 3:66  0:06M
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Figure 4.28: ID{VD results of nanowire device MSx20 046 1 J22. The back gate
voltage VG is varied from  30V to 30V in steps of 10V.
Discussion The devices J22 exhibits signicant back gate modulation. As mentioned
earlier, NCG nanowire formation could not be conrmed using SEM on device J11. For
device J22 the case is even clearer. As visible in Figure 4.27a, there is partially etched
NCG connecting both electrodes. Thus, it must be assumed that the conduction of
this device is due to the remaining NCG. This assumption was further conrmed on
device MSx20 046 1 J42. This device, shown in Figure 4.27b, does not comprise the
trench necessary for nanowire formation. Consequently, this device should, if correctly
fabricated, only exhibit a very small leakage current. However, a resistance of  1G

was measured with a distinct back gate modulation eect.
4.7.4.2 Thin lm transistor (TFT) devices
The mask design used for the fabrication comprises devices that result in solid NCG
lms of dierent dimension. Such devices are shown in Figure 4.25c.
Results In total 15 TFT devices with ve dierent dimensions were measured on de-
vice chip 065 (see Figure 4.23a for device location). The TFT devices have dimensions
as shown in Figure 4.29. The drain current was limited to 30A for the ID{VD mea-
surements (VD varied from  10V to 10V in steps of 50mV) with variable back gate
voltage VBG (VBG varied from  30V to 30V in steps of 10V). All devices exhibited
metallic behavior as expected, and linear least square tting was used to obtain the
channel resistances as a function of back gate.
The tting results for devices P31 to P33 with inner dimensions of 20  10m2 are
shown in Figure 4.30. Trend lines and their inclination m are also shown. The channel
resistances of the remaining twelve measured devices for VBG = 0V are:100 Chapter 4 Device fabrication and characterization
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Ti/Au Device ` w
P11...P13 10 10
P21...P23 5 10
P31...P33 20 10
Q31...Q33 4 4
R31...R33 2 2
Figure 4.29: Schematic illustration of TFT devices. Device names are grid
location of device. Inner length ` and width w according to table on the right
(in m).
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Figure 4.30: Fit results of TFT resistance for samples MSx10 065 6 P31, P32
and P33. Inclination of linear t to results provided. Unit of m is k
/V.
 P11 to P13: 8.37, 8.05 and 10.49k
.
 P21 to P23: 7.25, 14.13 and 11.75k
.
 Q31 to Q33: 11.27, 9.27 and 10.47k
.
 R31 to R33: 10.76, 11.31 and 12.79k
.
Discussion The channel resistances obtained through tting to ID{VD do not show
any correlation with the inner dimensions ` and w. It is therefore dicult to estimate
the sheet and contact resistance. Nevertheless, a positive back gate modulation eect is
observed for all 15 measurements. It had been found from the measurements of the top
gated structures (see Section 4.6.3) that a reduction of the NCG thickness increases the
modulation eect. The NCG lms on this measured wafer MSx20 is 37:5  0:5nm. TheChapter 4 Device fabrication and characterization 101
top gated structures also exhibited very small modulation eects for NCG with similar
thickness.
This would also help understand the measurement results of the nanowire device
MSx20 046 1 J22 (see Figures 4.28, respectively). From SEM images it was concluded
that the NCG between the two electrodes had not been removed, but instead thinned.
Consequently, these devices can also be treated as TFT devices. The channel resis-
tance is more distinctively modulated by the back gate than the dedicated TFT devices,
which is in line with the observation that thinner NCG lms are more suitable for TFT
applications.
4.7.5 Conclusion
In this Section, the wafer-scale fabrication of NCG nanowire devices was reported. Four
150mm wafers were successfully processed. Electrical characterization and SEM inves-
tigation of devices in dierent areas of the wafer revealed, however, that the nanowire
fabrication was not successful. In some areas the NCG lm had been removed completely,
while in other areas (presumably with thicker NCG due to deposition non-uniformities)
partially etched lms remained creating unwanted conduction paths. The electrical re-
sults of these devices have thus to be attributed to thin lm conduction. A better process
for the formation of the nanowires would be to use argon ion etching, therefore remov-
ing any chemical etch component. Furthermore, NCG thickness should be increased to
guarantee reliable nanowire formation.
Thin lm transistor devices on the same wafer showed weak back gate modulation.
This is attributed to the relatively thick NCG lms. Reduction of NCG thickness is
not recommended, as this would impair successful nanowire fabrication. Instead, TFT
device fabrication should be investigated separately since their requirements for NCG
thickness contradict each other, i.e. thick NCG is required for nanowire fabrication and
thin NCG is required for TFT devices.
4.8 Summary
The development of four dierent fabrication processes, based on the NCG lms devel-
oped in this work, and the characterization of device obtained, were reported. In the
rst part of the Chapter, common sample preparation was described. The NCG lm
deposition and characterization (thickness, uniformity, surface roughness, Raman) of the
eight 150mm wafers had been described in Chapter 3. From each of these eight wafers,
samples were used to fabricate dierent structures.
Fabrication of NCG membrane devices with dimensions between 1 and 100m was
explained in the second Section. Based on deep reactive ion and HF vapor etching, a
fabrication process was proposed. At the time of preparing this thesis, the fabrication
had not been nished, thus no measurement results are reported. However, it became
apparent that the usage of single side polished wafers signicantly impaired the back
side lithography.102 Chapter 4 Device fabrication and characterization
The third part of this Chapter covers the fabrication of suspended NCG beam struc-
tures. NCG strips are patterned and contacted, and the underlying thermal oxide (thick-
ness 245nm) is removed by HF vapor etching to suspend the strips. Three major issues
were encountered during the fabrication. First, due to the lack of dedicated alignment
structures, NCG samples with thickness of less than 10nm could not be processed.
Secondly, the NCG strips were not suspended after the HF vapor etching, and some
unexplained etch results were obtained. Lastly, NCG lms developed wrinkles after the
HF release. In the author's opinion it should be possible to solve the rst and second
issues by including a dedicated alignment mark patterning step and signicantly increas-
ing the sacricial oxide layer thickness. A modied mask design is also suggested. The
third issue of wrinkle formation in the NCG lms shows that the lms are compressive
(supported by Raman investigation). A strong dependence on the deposition conditions
is expected. By repeating the fabrication with the above mentioned improvements it
should be possible to gain further insight into the mechanical stress of as-deposited NCG
lms. The electrical characterization of several devices showed Schottky-like behavior.
The gold structures were found to be in direct contact with the underlying silicon sub-
strate due to the insucient sacricial oxide thickness, consequently giving rise to the
observed characteristics. An increase of oxide thickness, as mentioned earlier, would
avoid this unwanted contact.
In the fourth part of this Chapter, the fabrication of top gated structures is reported.
Contacted NCG strips are rst covered by a PECVD oxide. Then, top gate electrodes are
patterned. Besides the lack of dedicated alignment structures that made the processing
of samples with NCG thicknesses of less than 10nm thickness impossible, peeling and
wrinkle formation of the top gate oxide were observed. Although not impairing successful
device fabrication, further work should be carried out to improve this fabrication step.
Electrical characterization was used to investigate the dierence between the top and
bottom gate modulation eect on the channel resistance. As expected, the top gate had
a stronger modulation eect due to the reduced gate oxide. Furthermore, it has been
shown that the modulation is positively inuenced by reducing the NCG thickness. It
would be thus beneciary to device performance to reduce both, NCG and top gate
oxide thickness.
The last part of this chapter covers the wafer-scale fabrication of NCG nanowire
devices. By depositing NCG over predened surface steps, the increased vertical thick-
ness is exploited during the consecutive reactive ion etch to yield nanowires with a size
far below the resolution limit of optical lithography. Four 150nm wafers with dierent
NCG thicknesses were successfully fabricated. Consecutive SEM and electrical charac-
terization, however, showed that the nanowire formation was not successful. It became
apparent that the reactive ion etching using oxygen is not suitable for the formation.
It is thus concluded that thicker NCG thicknesses should be used and the anisotropic
etching step should be performed using an ion miller instead. Electrical measurements
of TFT devices show very weak back gate modulation, which is believed to be due to
the relative large NCG lm thicknesses.Chapter 5
Low-damage, high-precision
FIB/SEM prototyping technique
Focused ion beam (FIB) lithography has been identied as a rapid prototyping tool that
can be used for the fabrication of electronic devices based on exfoliated graphene. The
main reasons are, as mentioned in Section 2.7 on page 32, the high milling resolution,
exibility to accurately deposit insulator or conductor material in dened shapes and
thicknesses, and the simultaneous observation using non-destructive SEM imaging. Here,
the development of a low-damage, high-accuracy (< 250nm) prototyping technique is
demonstrated to overcome current issues arising when using FIB for graphene device
prototyping.
First, a fabrication workow for the FIB/SEM prototyping technique of graphene
devices is proposed. The individual steps are described in detail, followed by the dif-
ferent contact pad metalization strategies. Furthermore, some process alternatives are
explained. In Section 5.2, the application of the prototyping technique is demonstrated
by fabricating three thin lm transistor structures (similar to the ones reviewed in Sec-
tion 2.6 on page 28 and shown in Figure 2.25). One based on FIB-assisted deposition,
and two based on e-beam-assisted deposition. The electrical characterization of the ob-
tained devices is discussed. Finally, a method for the fabrication of transistors with very
short channels is proposed.
5.1 FIB/SEM prototyping technique
In this Section, the proposed FIB/SEM prototyping technique applicable to graphene
is described. The main targets of this technique are manifold. One is to avoid FIB
exposure of graphene as much as possible at any stage of the process. Also, the technique
is intended to be of generic nature, therefore it is not limited to a specic material or
structure. It allows material deposition by FIB and e-beam, as well as FIB trench
milling.
The principal process ow is illustrated in Figure 5.1. First, alignment marks are
milled which are necessary to achieve the high accuracy without direct FIB imaging.
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Then, the pattern le is prepared and subsequently one or more deposition and milling
steps are carried out. This can involve e-beam-assisted deposition, FIB-assisted deposi-
tion or FIB milling. Optionally, probe pads are metalized at the end of the fabrication,
allowing contacting by probes or wire bonds. Each step is explained in detail below.
Alignment mark milling (see 5.1.1)
Pattern le preparation (see 5.1.2)
Contact pad metallization (see 5.1.4)
Deposition and milling (see 5.1.3)
E-beam assisted
deposition
FIB-assisted
deposition/
FIB milling
Figure 5.1: Flow chart illustrating the dierent steps of the FIB/SEM pro-
totyping technique: Alignment mark milling, pattern le preparation, deposi-
tion/milling and probe pad metallization.
5.1.1 Alignment mark writing
As explained in Section 2.7.1 on page 33, the integrated SEM/FIB system does not allow
a suciently stable alignment of the two beams in the coincidental point. Therefore,
three or more alignment marks are rst milled close to the graphene ake. To ensure
accurate scaling, a write eld1 calibration using a commercial calibration sample with
a 1  1m2 sized chess-like pattern is performed (Figure 5.2a). The sample is then
positioned in the coincidental point, and the graphene ake is located using the SEM,
followed by a translation of the sample. By doing so, the FIB write eld is suciently far
away from the graphene to avoid any unnecessary FIB exposure. In this location, dummy
alignment marks are patterned by FIB based on a pattern le (shown in Figure 5.2b).
Without moving the sample, the location of the alignment marks in the SEM view
is recorded. Now, under SEM observation, the sample is moved until the graphene
ake is in the center of the recorded alignment marks, and the FIB milling is repeated
(Figure 5.2c). The sample is tilted perpendicular to the SEM after the alignment mark
1A write eld is a predened area in which pattern can be fabricated. It is linked to a xed magni-
cation value, available write eld sizes are 100  100, 50  50, 20  20 and 10  10m
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Figure 5.2: (a) The FIB or e-beam write eld is calibrated using a commer-
cial calibration sample. (b) Dummy marks are milled away from the graphene,
and their positions are recorded in the SEM view. Next, the sample is reposi-
tioned, and alignment marks are accurately positioned and milled around the
graphene (c). (d) Distortion free SEM micrograph acquired showing graphene
and alignment marks.
milling, as shown in Figure 5.2d, and a distortion-free image is acquired by SEM showing
the position of the graphene ake and the alignment marks, respectively.
5.1.2 Pattern le preparation
The next step is to generate a pattern le based on the previously acquired image. It
has shown helpful to insert the image as background into a CAD software. This image is
then scaled, rotated and translated until the marker visible in the image coincides with
the alignment marks in the pattern le. Then, rectangles and lines are positioned for the
deposition and milling steps, respectively. Note that since the drawn elements have to be
perpendicular to the pattern le coordinate system to avoid stitching during fabrication,
the alignment mark position in the pattern le might have to be changed (relative
position of the alignment marks in respect to each other must remain unchanged). An
alternative approach to generate the pattern le is to conduct geometric measurement
of the alignment mark position in relation to the graphene ake. The patterns can then
be constructed and generated.
5.1.3 Deposition and milling
The deposition and milling part of the proposed fabrication technique includes in fact
three procedures, as illustrated in Figure 5.1. These are e-beam-assisted deposition of
tungsten or insulator, FIB-assisted deposition of tungsten or insulator, and FIB milling.
Each of these procedures can be carried out as often as necessary in random order.
However, it is important to always avoid FIB imaging of the device and realign the
write eld between each step.
E-beam-assisted deposition (tungsten/insulator) The e-beam-assisted deposi-
tion is controlled by the ELPHY Quantum lithography attachment in this step. First, a
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in predened locations (the sample has to be positioned in such a way that the marks
on the sample are within these typically 6  6m2 large scan areas) and requires user
interaction to identify the exact location of the marks within these acquired raster im-
ages. This is shown in Figure 5.3a-1. Based on these correction values, the lithography
attachment maps (rotation, scaling, translation) the SEM write eld to the physical
alignment marks. The inserted GIS nozzle (compare also Figure 2.31a) is then used to
introduce precursor gases close to the sample, while the e-beam is used to dissociate
these, resulting in deposition. In Figure 5.3a-2 the deposition of insulator passivation
on top of previously deposited tungsten contacts is illustrated. Note that the only re-
quirement for accurate positioning is the presence of alignment marks. Accuracy is not
inuenced by previous e-beam or FIB processes.
1. Dummy mark scan 2. Mark scan
b) FIB processing
a) Electron beam assisted deposition
2. Deposition
milled align-
ment marks
graphene flake
with contacts
GIS 
nozzle
write field
electron
beam
insulator 
passivation x4
x
y
z
1. Mark scan
3ii. Trench milling
3i. Deposition
electron
beam
milled align-
ment marks
area imaged
using FIB
GIS 
nozzle
focused
ion
beam
graphene
flake
write field
Figure 5.3: Schematic illustration of e-beam and FIB processing. (a) Electron
beam assisted deposition: After mapping the write eld to the alignment marks
on the sample (1), e-beam-assisted deposition is executed (2). The callout
shows insulator deposition in the channel region on top of previously deposited
tungsten. (b) FIB processing: (1) A dummy mark scan away from the graphene
ake is performed. The scan area is recorded in the SEM view followed by (2) the
accurate sample re-positioning in the SEM view, and the execution of the mark
scan procedure. FIB-assisted deposition (3i) or FIB trench milling (3ii) is then
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FIB-assisted deposition (tungsten) For accurate FIB-assisted deposition, the FIB
write eld is mapped to the alignment marks. This is very similar to what is done for
the e-beam mapping, however, an additional step has to be taken to avoid potential
FIB exposure of the graphene. As illustrated in Figure 5.3b-1, after tilting the sample
and positioning it in the coincidental point, the write eld is positioned away from the
graphene device. In this location a dummy mark scan is executed. As a result, the
areas which are exposed by the FIB beam become visible in the SEM view and can be
recorded. Now, the sample is moved so that the alignment marks, initially patterned on
the sample, fall within the projected FIB scan area. As shown in Figure 5.3b-2, the mark
scan procedure is then executed, resulting in the mapping of the FIB write eld to the
marks. Deposition is carried out through precursor gas introduction and simultaneous
FIB exposure, as shown in Figure 5.3b-3i.
FIB trench milling Milled trenches are a crucial element in the device fabrication.
They ensure current insulation to the channel region and dene the channel width. As
with FIB deposition, the write eld is rst mapped to the alignment marks on the sample
(see Figure 5.3b-1 and 2). Then, trenches are milled according to the pattern le (see
Figure 5.3b-3ii).
5.1.4 Contact pad metalization (FIB or lift-o)
In order to contact the device by probes or wire bonds, suciently large and thick
contact pads are necessary. This can be achieved by FIB or e-beam-assisted deposition
as explained above, however, deposition rates are relatively low, thus consuming large
amounts of precursor gases. Also the used write eld is too small to incorporate two pads
with a size of at least 50  25m2. Depositing probe pads with the ELPHY Quantum
lithography attachment is therefore more complicated than just adding two polygons to
the pattern le. Instead, two methods are proposed: (i) Lift-o deposition of metal and
(ii) FIB-assisted deposition of tungsten, with the former being the preferred method.
Using lift-o deposition involves photoresist, which is a known contaminant. However,
this prototyping technique allows the channel region of the device to be protected by an
insulator layer. In addition, the alignment marks and patterned devices are suciently
visible under optical microscopy commonly used in mask aligner, and can be readily
aligned to a photolithographic mask.
The main advantage of the FIB-assisted contact pad deposition, on the other hand,
is the ability to prepare a complete device within the SEM/FIB microscope without ex-
posure to ambient conditions. Evaluation of deposition conditions based on the ELPHY
Quantum system has shown much lower deposition rates as compared to the control
software Smart SEM. The details of the conditions are given in the Appendix A on
page 127. The disadvantage of using SmartSEM, however, is that it does not allow
alignment to markers. To avoid exposure of the channel region to Ga+-ions, the method
found to be most convenient is the following: While imaging with a low FIB current,108 Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique
Figure 5.4: Schematic illustrating the FIB-assisted tungsten contact pad de-
position procedure. Using FIB, the area right of the channel region is imaged
and slowly moved left. Previously milled markers allow estimation of distance
to the channel region without imaging it. Once the contact is visible, a large
pad is deposited.
the device is slowly moved towards the FIB eld of view until the extensions of the
device are visible. Then the deposition with sucient overlap can be achieved. This
approach can be further facilitated by patterning small markers that help identify the
intended position of the contact pads. Such an approach is illustrated in Figure 5.4.
For illustration purposes a generic device comprising two tungsten contacts and milled
trenches is shown.
5.2 Device fabrication and characterization based on the
FIB/SEM prototyping technique
Before turning to fabrication results obtained by applying the proposed prototyping
technique, the graphene exfoliation method used to obtain graphene samples is briey
explained. Then, fabrication and characterization of three graphene devices is presented.
The rst device, 264-3842, was fabricated using FIB beam only. The second and third
device, 314-223 and S2, were fabricated using exclusively e-beam-assisted deposition,
and comprise an insulator channel protection and FIB-milled trenches. For all three de-
vices the lift-o probe pad metalization method was applied. This Section only provides
exposure conditions used during fabrication of these particular devices. The extensive
development of conditions for FIB-assisted deposition of tungsten, e-beam-assisted de-
position of tungsten and insulator, and FIB trench milling is documented in Appendix A
on page 127.
2Naming of devices is not systematic. Two numbers connected by a dash normally denote the unique
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Toward the end of the Section, one test structure is documented which demonstrates
the FIB-assisted pad deposition. The versatility of this accurate FIB technique is further
demonstrated by applying it to devices of other researchers not based on graphene. These
results are provided in Appendix B on page 141.
5.2.1 Graphene exfoliation
Mechanically exfoliated graphene was prepared by two dierent methods. In both cases
numbered location markers are dened by e-beam lithography and realized by Cr/Au
lift-o on the highly-doped p-Si wafer with a 300 nm thick SiO2 surface layer. These
are indispensable for catalogization of graphene and fast location under SEM. Next,
the marked wafers are diced into smaller samples and used for exfoliation from HOPG
purchased from Agar Scientic.
The rst exfoliation method, henceforth called sedimentation method, was conducted
by Zaharah Johari. Here, PMMA resist is spun onto the samples and used as a transfer
medium for the HOPG. The substrate is then immersed into acetone inside a sedimenta-
tion dish, resulting in the dissolution of the PMMA layer. After the graphene settles on
top of the substrate, any residual resist is removed by consecutive acetone and isopropyl
alcohol (IPA) rinse.
The second exfoliation method, henceforth called tape method, was conducted by
the author. Adhesive tape (Scotch
R  tape from 3M) is used to repeatedly peel HOPG,
thus exfoliating graphene. The tape is then pressed onto the sample and peeled. The
sample is cleaned in an ultrasonic acetone bath and rinsed in IPA to remove any adhesive
residues and loosely attached graphene and graphite pieces.
The resulting graphene akes are located using optical microscopy and cataloged
together with the number of layers, as determined by micro Raman spectroscopy or by
the optical contrast method.
5.2.2 Graphene device using FIB only (device 264-384)
This device was fabricated on a graphene ake obtained through the sedimentation
method. The results below have been presented as poster at the 37th International
Conference on Micro and Nano Engineering (MNE 2011) conference in Berlin [2] and
have been published in the Micro and Nano Engineering 2011 - Selected Papers issue of
the Microelectronic Engineering (MEE) Journal [1].
The fabrication steps are (for explanation see Figure 5.1): (i) alignment mark milling,
(ii) pattern le preparation, (iii) FIB-assisted area deposition, (iv) FIB trench milling
and (v) contact pad metalization by Ti/Au lift-o. The total FIB machine time including
FIB write eld calibration was under three hours.
The graphene sample allowed positioning of three channels on defect-free bilayer
graphene (veried by Raman spectroscopy). Spacing and position of the devices were
chosen as to allow alignment to an existing optical mask for probe pad metalization. The
trench shape and location is individually adjusted for each channel. This is necessary110 Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique
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Figure 5.5: SEM micrographs showing FIB-fabricated graphene device 264-384.
Each of the three channels in (a) are shown enlarged on the right side in the same
order. One alignment mark and the area scanned during write eld mapping
are visible. A closeup of the channel from (c) is shown in Figure 5.6.
as graphene has a random shape, and the conduction path from source to drain has to
be isolated to the channel. An SEM micrograph of the full device before contact pad
metalization, together with detailed views of the three channels, is shown in Figure 5.5.
The conditions used for the three FIB fabrication steps are summarized in Table 5.1; the
three devices were patterned simultaneously. In each FIB step more than one exposure
loop was used. This is necessary to achieve sucient milling without suering from
redeposition. Also, the deposition conditions had to be very carefully adjusted. Any
change of dwell time tdwell or spacing would lead to the reversal of the deposition into
milling or the development of trenches along the pattern edges. The only way to adjust
the deposition thickness is thus by means of adjusting the number of exposure loops.
The chamber pressure during W(CO)6 introduction for tungsten deposition was 1:8 
0:1  10 5 mbar (base pressure 1  10 6 mbar).
The exposure mode, as documented in Table 5.1, is also very important for the
tungsten deposition and trench milling. Please refer to Figure A.2 on page 129 for
detailed explanation of the acronyms. By choosing the linear exposure mode in V -
direction (perpendicular to the channel direction), trenching at the edges facing the
channel is avoided, while linear exposure mode in U-direction (parallel to channel) for
trench milling ensures clearly dened edges.Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique 111
Exposure step tdwell Spacing Loops Dose Exp. mode
Mark milling 0.2ms 1nm 40 0.8C/cm MA
Tungsten deposition 0.4s 4nm 150 1.5nC/cm2 LV
Trench milling 0.1ms 1nm 75 0.75C/cm LU
Table 5.1: Milling and deposition conditions used for fabrication of device
264-384. Legend for exposure modes: MA is meander mode with automatic di-
rection selection, LV is line mode in V -direction, LU is line mode in U-direction.
U and V are identical with the coordinates of the pattern le. See Figure A.2
on page 129 for detailed explanation.
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Figure 5.6: (a) High resolution SEM micrograph showing the channel region
of the device depicted in Figure 5.5c. (b)+(c) Height prole extracted from
AFM measurements along AB and CD. (d) Optical image of device after lift-o
metalization. The leads are connected to their respective pads.
An SEM closeup of the middle channel is shown in Figure 5.6a. The AFM trace
obtained along AB, as indicated in Figure 5.6a, is given in Figure 5.6b. It shows a
tungsten contact thickness of 10.5nm. Due to the geometric limitation of the probe tip,
measurement of the trench depth by AFM is dicult. It is assumed to be signicantly
more than the 11nm obtained from the CD prole (Figure 5.6c). The whole device after
Ti/Au lift-o contacting is shown in Figure 5.6d.
The channel length, as obtained from the SEM shown in Figure 5.6a, is 938nm.
However, the pattern le elements for the source and drain contacts had a separation of
exactly 1m. The reason for this expected deviation between pattern le and fabricated
structure dimensions is the beam diameter (60nm for 10pA beam current).
5.2.2.1 Electrical characterization
The backside of this particular sample had been metalized with a 300nm Al layer be-
fore exfoliation. This was done to ensure good electrical contact with the measurement
system's sample chuck. The sample is placed on the chuck which is connected as gate,
and the source and drain are contacted by needle probes. Source/drain/gate biasing
and current metering are done using an Agilent 4155C Semiconductor Parameter Ana-
lyzer with current and voltage measurement resolution of 10fA and 0.2V, respectively.
Out of the three channels fabricated, only the middle one (Figure 5.5c) exhibited any
electrical conductance. The reason why the top and bottom channel did not show any112 Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique
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Figure 5.7: Electrical measurement of FIB-only fabricated device 264-384.
(a) The ID{VD characteristics shows a metallic-like response with a slight mod-
ulation by the back gate. (b) Channel resistance as a function of VG.
conduction is not known. Contact annealing (300 C for 30min) in an inert atmosphere
did not have any inuence on the conductivity.
Figure 5.7a shows the ID{VD characteristics of that device. The response is metallic-
like with a slight modulation by the applied back gate. The extracted channel resistance
as a function of VG is shown in Figure 5.7b. At VG = 0V, a reasonable channel resistance
of  58k
 is achieved. This indicates ohmic contact between graphene and tungsten,
and similar values have been observed before [124]. Next,the contribution of the tungsten
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prepared and used to measure the sheet resistance R = 89
= for 10nm thin FIB-
deposited tungsten (the exact results and calculations are available in Appendix A.2 on
page 131). From optical microscope pictures, the metal contact distance is estimated to
be 10  1m. Further dimensions estimated from SEM micrographs are:
 938nm channel length
 4m length of the milled trenches along the channel
 508nm tungsten width in the channel region
 1.86m tungsten width away from the channel
The resistance of the tungsten is thus
R = R
`
w
= R

10  1   4
1:86
+
4   0:938
0:508

= 823  48

with ` the length and w the width of a rectangular conductor. This resistance is much
smaller than the overall resistance of  58k
.
One also has to consider the possibility of device conduction due to tungsten deposited
in the channel region by indirect/stray exposure. To rule this possibility out, a reference
device with a 1m channel gap was fabricated on bare SiO2 without graphene. This
device did not show any detectable conduction. Thus, it can be concluded that the
channel conductivity measured (Figure 5.7a) is due to the graphene.
5.2.3 Graphene device using e-beam-assisted deposition and FIB trench
milling (device 314-223)
The FIB-only fabricated device 264-384 had a low yield (one out of three channels
showing conduction) and it lacked ambipolar characteristics (see Figure 5.7a). Therefore,
in order to eliminate the possibility of Ga+ doping or damage, a device was fabricated
based on e-beam-assisted deposition which comprises an insulator channel protection.
The motivation behind this is to have the electrodes and protective insulator deposited,
before any FIB exposure is performed.
The fabrication procedure is a bit more complicated than for the previous device and
will be explained in more detail (for explanation of the individual steps see Figure 5.1).
The pattern le was prepared after the alignment mark milling. The nal pattern le
is shown in Figure 5.8 as overlay over the SEM micrograph, taken after the alignment
mark milling3. Then, three consecutive e-beam-assisted depositions are carried out
(5kV acceleration voltage, 30m aperture size, 180pA beam current). First e-beam-
assisted tungsten deposition ( , chamber pressure 1:80:110 5 mbar, base pressure
110 6 mbar) of the inner contacts dening the channel length of 2m, followed by the
3Note that the coordinate system U/V of the prepared pattern is rotated by 26
 in respect to the
coordinate system U
0/V
0, which was used to mill the alignment marks. This rotation was necessary due
to the graphene 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Exposure step tdwell Spacing Loops Dose Exp. mode
Tungsten dep. 1 (E) 0.16ms 4nm 2 0.36C/cm2 LV
Insulator dep. (E) 0.16ms 4nm 1 0.18C/cm2 LV
Tungsten dep. 2 (E) 0.1ms 2nm 2 0.9C/cm2 LV
Trench milling (F) 0.2ms 1nm 60 1.2C/cm LU
Table 5.2: Conditions used for device 314-223. (E) indicates E-beam, (F)
indicates FIB. Legend for exposure modes: LV is linear mode in V -direction,
LU is linear mode in U direction. See Figure A.2 on page 129 for detailed
explanation.
second e-beam-assisted deposition ( ). This second deposition forms an insulator chan-
nel protection overlapping the inner contacts (chamber pressure 2:250:110 5 mbar,
1,3,5,7-Tetramethylcyclotetrasiloxane (C4H16Si4O4)). At this point, all critical deposi-
tions are nished and further processing is largely insensitive to drift. This even applies
to the outstanding FIB trench milling step dening the channel width. Next, larger
tungsten contacts are deposited by e-beam ( ), overlapping the inner contacts. These
are necessary to allow optical alignment of the probe pads. Finally, FIB milling ( ) is
used to dene trenches which control the channel width of 800nm and cut o any al-
ternative conduction paths between the two electrodes. The exact conditions for each of
the three deposition steps and the FIB milling, respectively, are summarized in Table 5.2.
A SEM closeup of the device channel region is shown in Figure 5.9a. By comparing
with Figure 5.8, the highly accurate positioning can be observed. The edges of the larger
tungsten pads on the left side appear to be not perfectly dened. This could be due
to drift during the relative long deposition step (40min per exposure loop). However,
since the inner electrodes had been dened before, no inuence on the device operation
Tungsten dep. 1 (E)
layer name
Insulator dep. (E)
Trench milling (F)
Tungsten dep. 2 (E)
alignment
marks
V(y)
U(x)
V'
U'
Figure 5.8: Mask design of graphene device 314-223 fabricated by e-beam-
assisted deposition of tungsten (red and purple area) and insulator (blue), and
FIB trench milling (green). U/V is rotated by 26 in respect to U0/V 0, which
was used to mill the alignment marks.Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique 115
is expected. The protective insulator layer covering the channel region (33m, 0.5m
overlap over electrodes) is visible only very faintly, and two corners are indicated by
black lines. The device after lift-o metalization (50nm Ti and 300nm Au) is shown in
Figure 5.9b.
AFM results are shown in Figure 5.10a. The structure is rotated by 45 counter
clockwise compared to Figure 5.9a. From the extracted height proles AB and CD
(compare Figure 5.10b), all three deposition thicknesses can be estimated: the inner
tungsten electrode thickness of 11nm, the protective insulator lm thickness of 19nm
and the outer tungsten electrode thickness of 40nm.
The trenches were milled as a last step. Although some charging is visible in the SEM
(Figure 5.9a), the graphene underneath the insulator lm is expected to be unaected,
and the AFM results support this assumption.
During electrical characterization, an over-current was applied (5V drain voltage)
before any results could be obtained.
5.2.4 Other devices using e-beam-assisted deposition (device S2)
After damaging device 314-223 without obtaining any electrical data, two more devices
(identied as S1 and S2) were fabricated in a very similar manner. However, only S2
could be electrically characterized. Therefore only S2 is mentioned in this Subsection.
The pattern le was slightly modied as compared to device 314-223, as can be seen
in Figure 5.11a which shows the device after SEM/FIB fabrication. The larger tung-
sten leads now extend only in one direction. When preparing the pattern le for device
314-223, the intention was to align the two Ti/Au pads from left and right. However, it
drain
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channel trench
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Figure 5.9: Fabrication results of device 314-223 based on e-beam-assisted de-
position and FIB trench milling. (a) SEM micrograph showing the channel
region. The insulator patch protecting the channel is indicated. (b) Optical
micrograph showing the device after probe pad deposition.116 Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique
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Figure 5.10: (a) AFM height data of channel region of fabricated device
314-223. (b) AFM proles as indicated in (a). AB shows the prole along
the channel region. The indicated step of 19nm corresponds to the deposited
oxide thickness. The thickness of the inner electrodes is 11nm, as obtained from
the CD prole. The outer tungsten thickness of 40nm is also obtained.
turned out that the alignment from top or bottom is easier (compare contacted device
shown in Figure 5.11b). The inner contact and trench distances are 1m and 0.5m,
respectively. The exposure conditions for the inner tungsten, insulator channel protec-
tion, outer tungsten and FIB trenches are listed in Table 5.3. In this device, an e-beam
acceleration voltage of 10kV with an aperture of 30m was used resulting in a current
of 240pA.
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Figure 5.11: (a) SEM micrograph showing device S2 after FIB/SEM fabrication.
The tungsten leads extend in only one direction. (b) Optical image of device
after contacting by Ti/Au lift-o.Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique 117
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Figure 5.12: SEM micrograph showing closeup of channel region of device S2.
Tungsten is shaded red for better visibility.
Exposure step tdwell Spacing Loops Dose Exp. mode
Tungsten dep. 1 (E) 0.16ms 4nm 2 0.48C/cm2 LV
Insulator dep. (E) 0.16ms 4nm 1 0.24C/cm2 LV
Tungsten dep. 2 (E) 0.1ms 2nm 2 1.2C/cm2 LV
Trench milling (F) 0.2ms 1nm 60 1.2C/cm LU
Table 5.3: Conditions used for device S2. (E) indicates E-beam, (F) indicates
FIB. Legend for exposure modes: LV is linear mode in V -direction, LU is linear
mode in U direction. See Figure A.2 on page 129 for detailed explanation.
The device after probe pad metalization is shown in Figure 5.11b. The separation be-
tween the two contacts is not well dened (target distance 4m), however, measurements
on dummy contacts showed no leakage current. The SEM micrograph in Figure 5.12
is a closeup of the channel region, with tungsten shaded red for better visibility. Note
that the vertical shift of the FIB-milled trenches in respect to the tungsten contacts was
deliberately introduced during pattern le preparation and is not due to drift. The outer
tungsten contacts, however, are shifted by  420nm to the right with respect to the
other pattern features. The exact reason is unknown but most likely due to charging.
The designed overlap of 1.25m between the two tungsten structures was fortunately
sucient. Based on this image, channel dimensions of 960  390nm2 were obtained.
Only drain/source resistance measurements were performed on the device. A channel
resistance of 105M
 with metallic characteristics, which is considerably larger than
the 58k
 for the FIB-only device (compare Figure 5.7a), was measured as shown in
Figure 5.13. The higher channel resistance might be due to the low conductivity of
e-beam deposited metals [151, 152] or a higher contact resistance between graphene and
tungsten. An approach to fabricate devices with channel protection and FIB-assisted
deposition of tungsten is proposed in Subsection 5.3 on page 118. That approach could
potentially reduce the device resistance. When trying to measure the device's back gate
modulation after several months, no conduction was observed. There was no further
improvement even when the device was annealed at 300 C for 30 minutes. The reason
for the loss of conductivity was not further investigated.118 Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique
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Figure 5.13: Electrical measurement results of FIB/SEM device S2. The resis-
tance of 105M
 was obtained through linear t (red line)
5.2.5 FIB-assisted probe pad metalization
The pads shown in Figure 5.14 have been deposited using Smart SEM following the
procedure described in Subsection 5.1.4 on page 107 and illustrated in Figure 6.1 on
page 126. The left pad was deposited with a current of 6.5nA and has a thickness of
65nm. The right pad, deposited using 3nA, has a thickness of 35nm. Although the step
size was adjusted to the beam diameter, faint lines are visible on the right pad. One
issue that has been observed but not analyzed is the possible Ga+-ion contamination
of the channel due to this pad deposition. A larger current has a larger halo eect,
which is a possible reason for the glow visible around the left deposited pads, shown in
Figure 5.14. This structure, which is on silicon carbide and has a solid tungsten strip
connecting the two pads, was used to measure the resistivity of FIB-deposited tungsten.
Details and results are available in Appendix A.2 on page 131.
5.3 Proposal for device fabrication with very short channel
lengths
The prototyping technique outlined in this chapter opens some interesting possibilities.
With the ability to do e-beam-assisted deposition, Ga+-ion induced damage to the un-
derlying graphene can be almost ruled out. However, one problem, which was discussed
on page 117 concerning the resistance of device S2, is the fact that e-beam deposited
metal has a resistivity up to three orders of magnitude larger than the same material de-
posited by FIB. However, FIB deposition also causes some stray exposure away from the
pattern. So when reducing the channel length, most of the channel would be subjected
to Ga+-ions if unprotected.Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique 119
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Figure 5.14: SEM micrograph showing two 50  25m2 large FIB-deposited
probe pads. The two pads were exposed using dierent conditions. Left pad
(65 nm thickness) shows glow, possibly originating from Ga+-ion damage. The
right pad is 35 nm thick.
To overcome this dilemma, a strategy entirely based on the above prototyping tech-
nique for very short channel lengths with FIB-deposited electrodes was proposed. It
should be noted that this proposal has not been experimentally implemented, however,
it is included as an example of the exibility that the high alignment accuracy of the
developed prototyping technique oers.
After milling of the alignment marks, an insulator lm is deposited by e-beam in the
channel region before the tungsten deposition. This lm will dene the nal channel
length and protect the graphene from subsequent Ga+ doping or damage. For channel
lengths of more than 500nm, a process as shown in Figure 5.15a can be used, where
the tungsten electrodes overlap the protective oxide area. In case a shorter channel
than 500nm is required, the strategy shown in Figure 5.15b could be successful, as
an electrical separation of the two electrodes can otherwise not be guaranteed at that
scale. The initially deposited insulator is completely covered by tungsten, followed by
an FIB milling across the channel. This milling has to be very precise both in position
and depth, in order to reliably separate the tungsten while not reaching the underlying
graphene lm. The penetration depth of Ga+-ions through e-beam deposited insulator
was not investigated, but this information would be necessary to determine the necessary
thickness of the insulator protection.
Based on the results of e-beam-assisted insulator line deposition, which are described
in detail in Appendix A.3.4 on page 138, insulator lines as narrow as 300nm are feasible
(compare prole 3 and 5 in Figure A.12 on page 138).120 Chapter 5 Low-damage, high-precision FIB/SEM prototyping technique
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Figure 5.15: Illustration of methods for very short channel lengths based on e-
beam-assisted insulator deposition and FIB-assisted tungsten deposition. The
cross section is along the center of the channel. (a) Process chart for channel
length of more than 500nm. (b) Process chart for channel length of less than
500nm.
5.4 Summary
In this Chapter, a prototyping technique based on FIB and SEM has been introduced.
The focus of the technique is to enable graphene-device prototyping using FIB. The
inherent problem, that any FIB imaging of graphene which is normally necessary for
accurate alignment immediately causes signicant damage, was solved by introducing
a systematic high accuracy alignment procedure (< 250nm) based on the capabilities
of the ELPHY Quantum lithography attachment. Three graphene devices, fabricated
following the technique, were described, and a channel resistances of 58k
 was achieved
in line with published results. Two probe pad metalization approaches were introduced:
the preferred resist-based metal lift-o approach, and the FIB-based approach. The
latter opens the possibility to fabricate a fully functional device inside the FIB/SEM
microscope. Deliberately exposing the contacted graphene to an FIB or electron beam
while monitoring the transfer characteristics would help understand the damage forma-
tion of Ga+-ions in graphene. Two proposals were presented based on the prototyping
technique. One is for very short channel lengths with FIB-assisted tungsten deposition,
the other one is alternative channel design. Additionally, the FIB technique was applied
to the milling of grating structures in optical devices, where the dimensions and location
of milled features have to match the used wavelength. Two such examples are presented
in Appendix B on page 141, demonstrating the exibility of the developed technique.Chapter 6
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6.1 Conclusions
In this thesis, a novel large area, metal-free PECVD deposition of nanocrystalline
graphene (NCG) has been reported and successfully demonstrated. By using a par-
allel plate PECVD tool, NCG lms with thicknesses ranging from 3 to 35nm were
deposited on 150mm wet thermal oxidized wafers at temperatures between 700 C and
900 C. Very high thickness uniformity (up to 96%) and low surface roughness (RMS
down to 0.23nm) were achieved. Raman mapping also showed the high cluster diameter
(or grain size) uniformity of 98.9%. NCG lms with a thickness of 30nm show promising
sheet resistances of 3.73k
=. In addition, NCG lms deposited on quartz and sapphire
glass were studied to evaluate their performance as transparent electrodes. The sheet
resistances of 2.5 and 13k
= at transparencies of 65% and 85%, respectively, are very
promising.
The compatibility of the developed NCG lms with surface microfabrication processes
has been demonstrated through extensive fabrication process development. It has been
shown that the NCG lms are penetrated by HF vapor, allowing release of the underlying
SiO2 layer in large areas. The lms are also readily patterned by oxygen RIE with a
resolution better then 1m. Ohmic contacts form between the NCG lms and Ti/Au.
Raman investigations on underetched NCG lms suggest that the as-deposited lms
have compressive stress. Devices with top-gated NCG strips show that thinner NCG
lms exhibit a stronger gate modulation. The fabrication of NCG nanowires has not
been entirely successful. The oxygen RIE etching step used to form the nanowires has
been found to be unsuitable and should be replaced by ion milling. Nevertheless, thin
lm transistors (TFT) were measured showing metal-like behavior with a weak back
gate modulation, which can be improved by the use of a top gate or thinner gate oxide.
An SEM/FIB prototyping technique, specically aimed at graphene work, has been
developed. Through the consequent use of an alignment marker system, any detrimental
exposure of graphene to Ga+-ions is avoided. The technique allows the combination of e-
beam and FIB based fabrication steps to increase the exibility. Extensive work has been
done on the development of conditions for e-beam-assisted deposition of tungsten and
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insulator, and FIB-assisted deposition and milling. Several transistors were fabricated
and measured, and a low channel resistance of  58k
 was achieved for devices with
FIB-deposited contacts. The application of the technique to non-graphene devices was
demonstrated as well.
6.2 Future work
Recommendations for future work are split into two parts, according to the two dierent
topics of this thesis.
6.2.1 Large area metal-free PECVD deposition of nanocrystalline graphene
Although a lot of work has been done in developing the PECVD deposition process and
device fabrication processes based on these lms, many aspects remain unexplored. In
the author's opinion, further work should be carried out in the following elds:
1. Optimization of current deposition process
Only eight full wafer depositions were evaluated in this work. It is therefore un-
likely that the ideal deposition conditions have been found. Further investigation
should focus on the following aspects:
(a) PECVD deposition at lower methane concentration Reducing the
methane concentration during plasma deposition decreases the growth rate,
making the resulting thickness more controllable. This might help to increase
the cluster diameter of the NCG lms and further improve the deposition uni-
formity. As mass ow controllers have only a certain accuracy, it is advisable
to increase the addition of hydrogen or argon, instead of simply reducing the
methane ow rate.
(b) Optimize cluster diameter The deposition conditions, including substrate
pre-treatment, require additional investigation to see how they inuence the
cluster diameter La. It was shown in Figure 3.13 on page 57 that one pa-
rameter with positive eect on the cluster size is the NCG thickness. There
might be, however, other parameters that have a signicant inuence on this
important NCG property.
2. Deposition on dierent materials
In this work, deposition of NCG on SiO2, quartz glass and sapphire glass were
investigated. It should be further investigated whether deposition is possible on
additional carrier materials, such as SixNy, Al2O3 (deposited by, for example,
atomic layer deposition) or silicon. It would be of benet to know if the NCG
properties are aected by the underlying material, and whether the deposition
rate varies.Chapter 6 Conclusions and future work 123
3. Device fabrication development
The purpose of the device fabrication development in Chapter 4 on page 67 was to
demonstrate the suitability of the NCG for microfabrication. This work has not
been concluded yet and requires additional attention. A second iteration of the
dierent processes, based on the ndings in this thesis, is highly recommended. In
detail, the author makes the following recommendations:
(a) Membrane devices Special attention should be paid to the suspension of
NCG, as this would open a large range of applications. This includes better
estimation of the mechanical stress of as-deposited lms, and measurement of
the mechanical properties by nanoindentation experiments. The current route
using ICP etching should be further pursued. At the same time, it would be
of benet to attempt such membrane fabrication using KOH etching. This
will require, however, modication of the photolithographic mask.
(b) Suspended beam The fabrication process for suspended NCG beam struc-
tures reported here resulted in the NCG sticking down after HF vapor etching.
It is therefore essential to do both, increase the sacricial oxide thickness (cur-
rently 254nm, recommended > 2m) and prepare a modied mask design
similar to the one proposed in Figure 4.13 on page 82. Furthermore, alignment
marks have to be patterned in an additional process step to allow fabrication
of structures with very thin NCG (Section 4.5.2.1 on page 77). The ques-
tionable result of the HF vapor etching, as mentioned in Section 4.5.2.2 on
page 77, has to be further investigated.
(c) Top-gated structure PECVD oxide delamination and wrinkle formation
occurred at some point between the deposition and the NMP resist strip
after lithography and patterning (Section 4.6.2 on page 85). Although device
operation was not compromised, this is undesirable and should be addressed
in future process development. The rst attempt should be to use acetone
and IPA for the resist strip instead of NMP. In case this does not solve the
observed issues, HfO2 or Al2O3 deposition should be used instead. Such
materials had been successfully used by other researchers, as mentioned in
Section 2.6.3 on page 31. A reduction of the gate dielectric thickness should
be considered, in order to increase the top gate modulation eect.
(d) Nanowire For nanowire formation, an oxygen RIE process was used. Al-
though it was attempted to increase the anisotropy (low pressure, high power),
nanowire formation could not be conrmed. Therefore, an inert ion milling
process (e.g. Ar) and samples with very thick NCG (> 50nm) should be used
rst. Once nanowire formation was conrmed, further steps can be consid-
ered to improve the process. Depending on the uniformity of the NCG lms
and the ion milling process, overetching could be used to accurately tune the
NCG nanowire dimensions. Additionally, e-beam lithography could help to124 Chapter 6 Conclusions and future work
improve the edge roughness of the trench etched into the SiO2 (roughness is
visible, for esample, in Figure 4.26 and Figure 4.27a on page 98.
4. Examine crystal structure of NCG
The cluster diameter of the NCG lms was estimated from Raman peak tting
results. However, it does not oer a lot of information on the atomic crystal struc-
ture and alignment of the nanocrystalline graphene domains. Tunneling electron
microscopy (TEM) would be very suitable for this, and the successful fabrication
of the membrane devices would yield samples suitable for such investigation. Ad-
ditionally, X-ray diraction (XRD) should be used to measure crystal constants
and orientation.
5. Transparent electrode application of NCG
In Section 3.4 on page 58, preliminary results of NCG deposited on quartz and
sapphire glass were reported. The sheet resistance is not competitive with ITO,
and work should be done to improve this value. Dierent methods, such as doping,
should be explored. The high resistivity of 7.5M
 on sapphire should be veried
by an appropriate experimental investigation. Furthermore, for this method to
be compatible with TFT screen fabrication, the deposition temperature has to
be reduced to below 400 C. Also, to be used in transparent electrodes, a transfer
process to polymer-based substrates has to be developed, although not as a priority.
6. Transparency measurement using reectometry
The transparency of the NCG lms was measured using a transmission measure-
ment setup with integrating sphere. The values obtained this way are very accu-
rate, however, other methods exist. One such method is spectroscopic ellipsometry.
It is thus advisable to perform such measurements, compare them with the avail-
able values from the transmission measurements, and establish the accuracy of this
method. This would allow measurement of transparency even on non-transparent
substrates (such as silicon).
7. Electric and electronic properties
The electric and electronic properties of the developed NCG lms were touched
upon only very supercially, as this was outside the main scope of this work.
This aspect should be thus prioritized in future work. To do so, the successful
fabrication of transistor devices based on the developed fabrication processes is
necessary.
8. Uniformity of NCG deposition process Deposition should be carried out
on 200mm wafers to investigate possible improvement of the uniformity of the
deposition process. This was discussed on page 54. In the author's opinion, this
is not a high priority item.Chapter 6 Conclusions and future work 125
6.2.2 FIB/SEM prototyping technique
The FIB technique proposed in this thesis has not been widely employed yet, and several
areas for future work are identied below:
1. Fabrication of full transistor within SEM/FIB microscope
The possibility of fabricating a fully functional graphene transistor on exfoliated
graphene inside the SEM/FIB microscope has been proposed but not accom-
plished. It would be interesting to fabricate such a structure for two reasons. First,
it would be possible to compare the electrical properties of the transistor before
and after exposure to ambient conditions. Secondly, in-situ electrical measurement
of the channel conduction, while subjecting the channel region to electron or ion
irradiation, would allow to observe the eect of this radiation on the graphene.
2. Fabrication of very short channel
In Section 5.3 on page 118, an approach to the fabrication of very short channel
lengths by the prototyping technique was proposed. This kind of fabrication, illus-
trated in Figure 5.15 on page 120, heavily relies on the accuracy of the prototyping
technique.
3. Channel designs
The most basic channel shape was used in this work, i.e. straight shape. However,
since this is a prototyping technique, the strength is the very exible adjustment
of every aspect of the process. One aspect, which only involves adjustment of the
pattern le, is the modication of the channel shape. A U-shaped transistor, also
fabricated by FIB, showed an extraordinarily high on/o ratio (see Section 2.5.2
on page 24). Transistor channel designs that can be easily implemented with the
developed fabrication method are schematically illustrated in Figure 6.1. This
includes U-shape, zigzag, multi-channel and tapered type.
A strong eect on the device characteristics depending on the channel shape is
expected. This is due to anisotropic in-plane electrical properties and the inuence
of the graphene edges. In the case of a multi-channel device, the relative inuence
of the edge eect is expected to increase, possibly allowing tuning of the electrical
properties. Due to the very good alignment accuracy of the used methods, it is
even possible to rst fabricate a wide channel and later mill additional trenches to
observe the evolution of the transfer characteristics. For the tapered structure, a
separate contact for the top and bottom side-gate might yield additional insight
into graphene properties.126 Chapter 6 Conclusions and future work
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c) multi-channel d) tapered
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Figure 6.1: Alternative channel designs for graphene transistors fabricated fol-
lowing developed FIB technique. Gray areas represent the tungsten contacts,
black lines represent the FIB trench milling.Appendix A
FIB/SEM conditions (deposition
and milling)
One big advantage of FIB technology is the possibility of performing milling and depo-
sition of various materials with the same equipment. FIB-assisted deposition using the
Zeiss NVision 40 microscope is generally done using the control software, SmartSEM.
Many of the parameters are not visible to the user, in order to facilitate quick and easy
operation. However, as explained in Section 2.7.1, for the proposed rapid prototyping
of graphene devices with highly accurate alignment, the complete fabrication has to be
possible using the ELPHY Quantum lithography attachment. Since no recipes existed,
extensive experimental evaluation was conducted. This appendix contains all the depo-
sition conditions experimentally determined in this PhD work. The results where then,
in turn, used to fabricate the devices, which are shown in Section 5.2 on page 108.
First, the results of FIB-assisted deposition of tungsten using the ELPHY Quantum
lithography attachment is explained, followed by the measurement of the resistivity of
that material. Then, results concerning e-beam-assisted deposition of tungsten and insu-
lator, respectively, are given. This was evaluated for area and line depositions. Finally,
results concerning FIB trench milling and FIB alignment mark milling are explained.
A.1 FIB-assisted deposition of tungsten
At rst, it was attempted to reproduce the conditions that are used by Smart SEM for
deposition. The recommended parameters by the manufacturer for tungsten deposition
are 0.2s dwell time and a pixel ll factor (PFF) of 50%. The PFF gives a relation
between beam diameter and step size, and indicates how many per cent of an area will
be exposed by a certain beam and a certain step size. So increasing the current (and
thus the beam size), while maintaining the step size, will increase the PFF. An increase
of step size with a xed current will result in a decrease of PFF. This concept has,
however, some inaccuracies. Firstly, the beam diameter is not measured but taken from
a calibration table instead. This table obviously does not reect the current focus of the
beam and might not be up to date. Secondly, step size is not dened but results from
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Figure A.1: 3D representation of cropped AFM data of FIB-deposited tungsten.
Trenching and excessive deposition can be observed in the edge regions, caused
by the prolonged exposure, as illustrated in Figure A.2.
scan resolution and zoom. The scan resolution can be set to dierent values1 and denes
the number of unique beam positions in the horizontal and vertical direction, which can
be addressed. These unique positions are mapped onto the visible area (dependent on
zoom level) and thus dene the step size. Lower zoom level at xed scan resolution
will increase the step size and thus the physical resolution. As an example, if the
horizontal visible size is 35m and a resolution of 1024 is set, the resulting step size
is 35000nm=1024 = 34:2nm. This, too, relies on calibration data that might not be
accurate.
In addition to the diculty of extracting the relevant value for step size, the ELPHY
Quantum attachment is limited to a dwell time of 0.4s, as explained in Section 2.7.1
on page 34. This is four times as long as the fastest possible by Smart SEM.
First, deposition was attempted using 1.5nA by ELPHY Quantum, step size of
100nm and 0.4s dwell time. Although the process time for a 88m2 square was
1 hour 40 min, the deposited thickness was less than 30nm, and a strong trenching was
observed. The 3D representation of the AFM data is shown in Figure A.1. At the upper
edge, the deposition is higher than anywhere else, while a trench surrounds the structure
reaching below the original surface. This is absolutely unacceptable for graphene device
fabrication, since any milling of the original surface would automatically isolate the thin
graphene lm on the surface and hamper device operation.
The reason for the trenching in the edge regions is most easily explained by the way
the beam is controlled by the ELPHY Quantum system. The scanning of the structure
can be either meander-like or along lines in U or V direction. This is illustrated in
Figure A.2 for the U-direction. In the areas where the meander turns or where the line
1Congured resolutions are 512  384, 1024  768, 2048  1536, 3072  2304 and 6144  4608.Appendix A FIB/SEM conditions (deposition and milling) 129
Meander scan / U Line scan / U
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Figure A.2: Illustration of meander and line exposure mode of the ELPHY
Quantum system in U direction. In meander mode the beam is continuously
scanned over the sample, while for line mode the beam is blanked at the end of
one line and jumps back (yback). In both cases the indicated areas are sub-
jected to a higher dose. This applies to the V direction (not shown) accordingly.
Scan direction can be also set to auto, in which case U or V is automatically
chosen by the lithography attachment.
scan starts/stops, the beam resides longer than the described dwell time. This additional
settling time is necessary for accurate pattern writing, but can also lead to the observed
trench milling eect around the pattern.
The next experimental evaluation consisted of 13 exposures using 80pA. The dwell
time was set to the minimum of 0.4s, while the step size was varied from 4 to 16nm
in 1nm steps. The resulting ion dose thus varies from 0.2 to 0.013mC/cm2. Figure A.3
shows the deposition thickness as measured by AFM. The deposition thickness was
additionally correlated to the ion dose and is also shown in Figure A.3. The negative
thickness at 4 to 6nm step size indicates that milling was predominant.
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Figure A.3: Measured AFM thickness of FIB-assisted tungsten deposition and
the calculated corresponding deposition thickness per dose. A negative thickness
indicates that milling is predominant.130 Appendix A FIB/SEM conditions (deposition and milling)
The deposition rate with 80pA was found to be rather low, as shown, and additionally
trenching along the pattern edges could be observed for all depositions. Therefore, the
FIB current for deposition experiments was changed to 10pA, with the hope of reducing
the trenching eect. In Figure A.4a, an SEM micrograph of a two terminal device
fabricated by FIB-assisted tungsten deposition and FIB milling using 10pA is shown.
The exact conditions for the two 9:2  0:9m2 large patterns in this case were 0.4s
dwell time, 4nm step size and 302 exposure loops in V -line mode, resulting in a total
process time of 90min and an area dose of 7.55mC/cm2. From the AFM data taken
along the channel gap (compare Figure A.4b), a resulting tungsten thickness of 11nm
was measured without evidence of trenching. The deposition rate in relation to ion dose
is merely 1.42nm/mCcm 2 (compare deposition thickness per dose values in Figure A.3
for 80pA beam current), however, the fact that no trenching occures is deemed more
important.
The structure shown in Figure A.5a was written with the same conditions but only
200 exposure loops (area dose 5mC/cm2). The thickness of the tungsten, as obtained
from Figure A.5b, is 9nm, with no detected trenching. The deposition thickness per
exposure loop in the second case is 28% larger, although all other deposition parameters
are identical. The exact reason for this dierence is not known, but the following could
have an inuence: The polygons exposed had dierent dimensions, meaning that the
time it takes for the beam to nish one exposure loop is dierent. Therefore, the number
of precursor atoms on the surface might be dierent, since there is more time for them
to replenish. Furthermore, beam focus might not have been identical.
Since the deposition rate was acceptable and, most importantly, no trenching occured,
these conditions (10pA current, 0.4s dwell time, 4nm step size) were used as default
values for tungsten deposition by FIB.
tungsten deposition
cross section
milled trench
A
B
(a)
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5
Position (µm)
0
5
10
15
H
e
i
g
h
t
(
n
m
) A B
(b)
Figure A.4: FIB-assisted tungsten deposition using 10pA. (a) SEM micrograph
showing two deposited contacts with a 500nm gap in between. (b) Measured
AFM cross section prole AB as indicated in (a). The deposition thickness is
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Figure A.5: Structure comprising FIB-deposited tungsten using 10pA. (a) SEM
micrograph showing tungsten electrodes. (b) Measured AFM cross section pro-
le AB as indicated in (a). The deposition thickness is 9nm, no trenching
observed.
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Figure A.6: (a) SEM micrograph of solid tungsten strip deposited by FIB on SiC
and contacted by FIB-deposited tungsten pads. (b) Measured channel current
as function of applied channel voltage. Resistance R = 925:9
 obtained from
linear t.
A.2 Resistivity of FIB-deposited tungsten
Resistivity of FIB-deposited tungsten was measured on the reference structure shown
in Figure A.6a (SEM of full device is additionally shown in Figure 5.14 on page 119),
which was fabricated on SiC without channel gap. The structure was later contacted
by FIB-deposited tungsten. Two-probe measurement of the structure resulted in the
current readings, shown in Figure A.6b. The resistance R = 925:9
 was obtained from
a linear t to the measured data. This includes the resistivity of the probe pads, the
contact resistance between the pads and the probes, and the contact resistance between
the tungsten strip and tungsten pads. Since only one such structure was fabricated and132 Appendix A FIB/SEM conditions (deposition and milling)
measured, the individual contributions to the device resistance could not be extracted.
The above mentioned contributions are thus ignored in the following calculations.
To calculate the resistivity  of the tungsten, the physical dimensions of the tungsten
strip have to be known. The length ` = 13m, thickness d = 10nm and width w =
1:25m were extracted from AFM data and SEM images. The contribution of the milled
trench is neglected. With this information, the resistivity is calculated by
 = R
dw
`
= 925:9
10  10 7 1:25  10 4
13  10 4 
cm = 88
cm: (A.1)
This value is close to the 218.3
cm reported by Horv ath et al. [153], and in the same
order of magnitude as values published for FIB-deposited platinum [152]. The sheet
resistance for this 10nm thin layer can be also calculated by
R = R
w
`
= 89
=: (A.2)
These values are valuable for the interpretation of electrical measurement results ob-
tained from FIB-fabricated graphene devices. They allow more accurate extraction of
the graphene properties.
Possible follow-up work would include a series of similar structures with a variable
tungsten strip length, allowing the determination of the parasitic resistances.
A.3 E-beam-assisted deposition of tungsten and insulator
Deposition rates of e-beam-assisted tungsten and insulator deposition were experimen-
tally evaluated by depositing adequate structures with varying conditions and measuring
the resulting deposition thickness by AFM. Both squares and lines were deposited in
order to detect any dierence between area and line deposition. The precursor gases
are tungsten hexacarbonyl (W(CO)6) for tungsten and 1,3,5,7-Tetramethylcyclotetra-
siloxane (C4H16Si4O4) for insulator, respectively.
The electron beam acceleration voltage was set to 10kV with an aperture of 30m.
This results in a beam current of 240pA. It should be noted that increasing the aperture
size to 120m increases the current to 2.64nA, but the smaller aperture was chosen to
achieve the highest resolution. The sample surface was positioned at a working distance
of 5.1mm. Smaller working distances are not possible for deposition due to the xed
GIS nozzle extension.
A.3.1 Area deposition
A preliminary experiment, where 22m2 large squares of tungsten had been exposed,
was used to determine the minimum dwell time. Dwell times as low as 0.001ms were
tested, which led to results as shown in Figure A.7. The exposure mode is LV2. As can
2LV denotes linear exposure mode in V -direction. Compare Figure A.2.Appendix A FIB/SEM conditions (deposition and milling) 133
scan
direction
dwell time:  0.01 ms   0.001 ms
Figure A.7: SEM micrograph showing tungsten rectangles deposited using e-
beam with dwell times of 0.01 and 0.001ms, respectively. The deposition is not
uniform.
Deposition 1
Dose: 1  D0
Dwell: 0.1ms
Spacing: 2nm
Deposition 3
Dose: 1  D0
Dwell: 0.4ms
Spacing: 4nm
Deposition 3
Dose: 1  D0
Dwell: 1.6ms
Spacing: 8nm
Deposition 4
Dose: 1  D0
Dwell: 6.4ms
Spacing: 16nm
Deposition 5
Dose: 0:4  D0
Dwell: 0.04ms
Spacing: 2nm
Deposition 6
Dose: 0:4  D0
Dwell: 0.16ms
Spacing: 4nm
Deposition 7
Dose: 0:4  D0
Dwell: 0.64ms
Spacing: 8nm
Deposition 8
Dose: 0:4  D0
Dwell: 2.56ms
Spacing: 16nm
Deposition 9
Dose: 0:4  D0
Dwell: 10.24ms
Spacing: 32nm
Deposition 10
Dose: 0:4  D0
Dwell: 40.96ms
Spacing: 64nm
Deposition 11
Dose: 0:4  D0
Dwell: 163.84ms
Spacing: 128nm
Deposition 12
Dose: 0:4  D0
Dwell: 655.36ms
Spacing: 256nm
Figure A.8: Exposure conditions for e-beam-assisted deposition evaluation.
Twelve dierent conditions are used. The reference dose D0 is 0.6C/cm2.
0:4D0 is thus 0.24C/cm2. The duration value is the total time of the exposure
which consists of exposure time, beam control and data processing overhead.
be seen, the rectangle was not correctly written. It appears that the beam positioning is
not able to keep up with the desired stepping speed, or the exposure time is too short to
dissociate the precursor gas. Nevertheless, 0.1ms was identied as reasonable minimum
value for the dwell time from these initial depositions.
Next, a series of twelve squares with a size of 2  2m2 and a spacing of 10m was
deposited with dierent conditions. The exact conditions and the geometric arrangement
of the twelve rectangles are shown in Figure A.8. The conditions were chosen in a way
which allows direct comparison. The spacing (or step size) of the four depositions at the
bottom (1-4) is increased stepwise by a factor of 2 while decreasing the dwell time by
a factor of 4. Thus the area dose D0 = 0:6C/cm
2 is identical for all the squares. The
same is done for the eight conditions on top (5-12), where the area dose is chosen to be
0:4D0, and the dwell time and spacing are modied in the same manner. The machine134 Appendix A FIB/SEM conditions (deposition and milling)
time of the bottom depositions of 102s is reduced to 42s for the top deposition, which is
in the same proportion as the area dose. This indicates that the given conditions require
little process overhead.
The depositions were done on a 1  1cm2 sized sample (300nm SiO2 on Si) and the
deposition thickness t was measured using a Veeco Multimode V AFM in contact mode
with a height resolution better than 0.1nm.
For quantiative comparison, the deposition per dose value  is calculated by
 =
d
D
;
where d is the measured thickness and D is the total electron area dose.
A.3.2 Tungsten area deposition
The obtained AFM image for tungsten area deposition is shown in Figure A.9a. Each of
the deposited squares is labeled with a number which correlates to the conditions given
in Figure A.8. Figure A.9b contains the corresponding proles. The chamber pressure
during deposition was 2:25  10 5 mbar (base pressure  1  10 6 mbar).
Ripples can be observed in the cross-section data and the AFM image for sample 11
and 12. The reason for this is that the spacing is signicantly larger than the beam
diameter. Therefore, spacing should be kept below 100nm for smooth deposition.
Furthermore, a clear decrease in height from deposition 1 to 4 is visible, although the
dose was identical. The same trend is also observed for the 40% dose deposition (prole
5 to 10). Table A.1 summarizes the measured thicknesses and deposition per dose rates.
A.3.3 Insulator area deposition
Measured AFM results for insulator area deposition are shown in Figure A.10a. Again
the labels next to the squares refer to the conditions given in Figure A.8. Figure A.10b
contains the corresponding proles. The chamber pressure during deposition was 1:15
10 5 mbar (base pressure  1  10 6 mbar).
As for tungsten, the AFM data reveals ripples for sample 11 and 12, which is due to
the signicantly larger step size as compared to the beam diameter. It should be noted
that the insulator deposition is almost unaected by the step size. Proles 1 to 4 and 5
to 10 show identical deposition thicknesses, respectively. This is in clear contrast to the
tungsten deposition, as shown in Figure A.9b. The measured thicknesses and deposition
per dose rates are summarized in Table A.1.
Discussion of area deposition
Comparison of the obtained results for tungsten (see Figure A.9) and insulator (see
Figure A.10) area deposition shows a signicantly higher deposition per dose rate for
the insulator. Ion and electron beam assisted deposition relies on many dierent factors,
and a quantitative prediction of deposition rates is very dicult. A model for ion assistedAppendix A FIB/SEM conditions (deposition and milling) 135
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Figure A.9: Results of SEM tungsten deposition evaluation. (a) AFM image
showing the test pattern deposited with tungsten. The numbers correlate to the
exposure conditions shown in Figure A.8. (b) Cross-section proles of the twelve
depositions. Numbers correlate to (a). The deposition eciency decreases with
increasing dwell time.
deposition had been proposed, which takes into account the process of molecule ad- and
desorption (this is dependent on molecule size, number of adsorption sites, gas ux,
sticking coecient and residence time) and the ion/electron beam conditions [154, 155].
Additionally, the number of relevant species per gas molecule (four Si compared to one
W) has to be considered.
The observed decrease of the deposition per dose rate with increasing dwell time for
tungsten, but not insulator, might be coupled to one or more of the factors mentioned
above: A specic location on the sample is, as a result of the raster scanning, exposed
several times for dierent durations and with varying periods between the exposures.
Variation of each of these three factors will have an inuence on the deposition rate.
Therefore, no denitive explanation can be given, but the observed eect has to be
considered when deciding on exposure conditions.Appendix A FIB/SEM conditions (deposition and milling) 137
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Figure A.10: Results of SEM insulator deposition evaluation. (a) AFM image
showing the test pattern deposited with insulator. The numbers correlate to
the exposure conditions shown in Figure A.8. (b) Cross-section proles of the
twelve depositions. Numbers correlate to (a). The deposition eciency is not
aected by dwell time.
Another property of the deposited material that has to be mentioned is the size
dierence between pattern and measured deposition. As can be seen from the AFM
proles (see Figure A.9b and Figure A.10b), material has been deposited as far as 1m
away from the directly exposed area. This stray deposition eect is further illustrated
in the SEM micrograph, shown in Figure A.11. Compared with FIB-assisted deposition,
stray exposure with e-beam-assisted deposition appears to be stronger.
In conclusion, area deposition with a short dwell time and small spacing oers the
largest deposition per dose rate (see deposition 1 in Table A.1). Spacing exceeding
100nm should be avoided since it results in non-uniform deposition.138 Appendix A FIB/SEM conditions (deposition and milling)
Figure A.11: SEM micrograph of e-beam deposited insulator. The numbers refer
to the exposure conditions detailed in Figure A.8 and Table A.1. Deposition
outside the 2  2m2 squares is visible.
A.3.4 Line deposition of tungsten and insulator
In some cases, it is necessary to deposit tungsten wires or very narrow strips of insulator.
To achieve this, a line element is exposed. To evaluate the best conditions, seven lines
with a length of 2m were exposed according to the conditions detailed in Table A.2.
In an initial trial, the dwell time was varied in a quite large range from 0.01ms to 10ms,
however, dwell times below 0.5ms at a spacing of 1nm did not yield any deposition that
could be detected by AFM. This eect has been described at the beginning of this section
on page 132 and shown in Figure A.7. The AFM proles measured perpendicular to
the lines are shown in Figure A.12, where the prole numbers correspond to the number
listed in Table A.2.
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Figure A.12: Measured AFM proles for e-beam-assisted line deposition of tung-
sten and insulator. The conditions for prole 1-7 are listed in Table A.2.Appendix A FIB/SEM conditions (deposition and milling) 139
The measured (Veeco Multimode V AFM in contact mode) maximum deposition
thicknesses are listed in Table A.2 for tungsten and insulator. Additionally, the calcu-
lated deposition per dose rate is provided. As with area deposition, the deposition rate
of insulator is signicantly larger (up to four times higher, see Prole 7). Although the
e-beam was scanned only once, the deposition width is at least 200nm for any dose.
Insulator deposition appears to be insensitive to the exact spacing and dwell durations.
Deposition 3/5 and 4/6 with relative dose of 10 and 20%, respectively, yield almost
identical thicknesses. Also the thickness of insulator deposition 7 is  5 times larger
than that of 4/6, which correlates with the line dose. Tungsten deposition, on the other
hand, is lower, as previously observed for area deposition, and less predictable.
One more important observation is that the proles are not symmetric around their
maximum. In fact, it appears that the deposition on the right side tends to be larger.
This can be explained by the precursor gas ow over the sample, since the GIS nozzle
was located to the right of the scanned area. This eect is visible independent of the
AFM scan direction.
A.4 FIB trench milling
The FIB fabrication technique, introduced in Chapter 5 on page 103, requires a trench
milling step in order to dene the channel region. This trench should, ideally, be as
narrow as possible with absolutely vertical side walls. However, in reality this is not
possible. Due to the Gaussian beam shape, the trench will have rounded trench edges,
and the trench width depends on both beam current and focus. In any case, a line
element in the pattern design will always yield the smallest possible trench width.
Acceleration voltage was kept constant at 30keV for all milling. The rst tests were
performed using 300pA beam current. The trenches were clearly dened, but had widths
in the range of 350nm. With improved settings (38nm step size, 0.1ms dwell time),
trench widths of 200nm could be achieved, which is still rather wide.
Reducing beam current and thus the beam diameter obviously reduces the trench
width, however, some limitations exist. First, it becomes more and more dicult to
accurately focus at lower currents (1pA). Secondly, every incident Ga+-ion has a
certain sputter volume that can be larger than the beam diameter [156]. This means
that an incident Ga+-ion creates damage in a much larger area than the ion diameter.
Thus, reducing the beam diameter below the dimension of the damage radius has very
little positive eect on the nal trench width. On the contrary, reducing current further
reduces the milling rate and thus increases the process time. A good compromise for
the used FIB system is found at 10pA beam current, 1nm spacing, 0.1ms dwell time
(line dose Dline = 10nC/cm) and at least 30 exposure loops. This allows trench widths
down to 8010nm. Accurate measurement of the trench width from SEM micrographs,
however, is dicult, as the Gaussian beam shape leads to blurred edges.140 Appendix A FIB/SEM conditions (deposition and milling)
(a) (b)
Figure A.13: SEM micrograph of FIB-milled alignment marks. (a) Marks used
as default for Smart SEM cross section milling. Due to single exposure with
large current signicant redeposition occurs. (b) Mark milled according to de-
veloped milling recipe. The low current of 10pA and 40 exposure loops result
in a uniform trench width of 80nm and a clearly dened center point.
A.5 FIB alignment mark milling
Accurate re-alignment to predened marks is absolutely crucial for the rapid prototyping
technique, outlined in Chapter 5. This is only possible if these are clearly visible and
well dened.
Alignment marks are commonly used with FIB, however, these are mostly milled
with a very high current. This allows for a very quick writing (less than 10s), but
these alignment marks suer from excessive redeposition. Such a mark is shown in
Figure A.13a. The milling step from upper-left to lower-right was done last, resulting
in a partial closing of the rst trench. This and the large trench width of 1m makes
the accurate location of the mark center dicult.
Therefore, several conditions for mark milling were evaluated in this work, with some
overlap to the trench milling evaluation mentioned in section A.4 above. The obtained
mark shown in Figure A.13b was milled using the ELPHY Quantum system. It is clearly
visible under optical microscopy, SEM, and FIB imaging. Furthermore, it is well dened,
and has an acceptable write time of less than 2minutes. An FIB current of 10pA is
used. Dwell time and spacing are 0.2ms and 1nm, respectively. The mark is exposed
40 times (resulting line dose is 100nC/cm). The trench depth was not measured but is
estimated to be at least 80nm.Appendix B
Application of prototyping
technique to non-graphene
devices
The development of this FIB/SEM prototyping technique, described in Chapter 5 on
page 103, was motivated by the lack of reliable FIB-based prototyping of graphene
devices. However, the technique can be applied to any application where highly accurate,
low-damage FIB milling is necessary. One such eld is optics, where often accurate
dimensions are required to match the used wavelengths. In the following Sections, two
examples of such applications are shown, which were carried out by the author. The
device fabrication and consecutive evaluation was the work of other researchers.
B.1 Milling of deep trenches in lasing device
A lasing device, developed and fabricated at the University of Glasgow by Shahid Mah-
mood [157, 158], was not performing as expected. The reason was that one of the last
steps of the lengthy and complicated fabrication process was unsuccessful. Thus, the
required grating structures (trenches several m deep) could not be realized. The de-
vices were then transferred to Southampton where the author attempted to form the
gratings by FIB. The reason for choosing the developed protoyping technique was to
ensure accurate positioning and trenches perpendicular to the lasing direction.
One such device is partially shown in Figure B.1a. The vertical dark area is the
desired location of the grating structure. The initial requirements were to mill two
trenches at each such position with a center-to-center distance of 724nm and a width
of 362nm. The target etch depth for these trenches was  2:5m (vertical through the
core) in order to increase the reectivity.
The alignment mark milling and alignment did not pose any problems. However, it
was dicult to mill these narrow trenches with such a high aspect ratio. In fact, for
given conditions, the etch depth would not increase above a certain dose. This is due to
141142 Appendix B Application of prototyping technique to non-graphene devices
alignment
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(a) (b)
Figure B.1: FIB milling of lasing device. (a) SEM micrograph of device before
milling. Pattern le (dashed rectangles) shows location of high current milling
in center and low current milling at the edges. (b) SEM micrograph showing
side view of milled device. The trench is  4:2m wide and more than 8m
deep.
the re-deposition of milled matter. Atoms removed at the bottom of the trench become
increasingly likely to deposit on the side walls as the trench gets deeper. Finally, a
depth of > 3m was achieved by using 1.5nA beam current, 4nm spacing, 0.01ms dwell
time and 40 exposure loops (line dose 60C/cm). The devices were then measured in
Glasgow, however, the lasing capabilities of the devices had degraded signicantly. The
reason for this degradation was the non-vertical sidewalls of the trenches and resulting
scattering.
The nal solution was to mill a single trench with a width of 4.2m. This would
still allow lasing while reducing the redeposition eect. Such a milled trench is shown
in Figure B.1b. The depth is larger than 8m and the width at the top and bottom
are 4.76m and 3.66m, respectively. This means that the side walls are not perfectly
vertical. To estimate the width at the bottom of the core region, at a depth of around
2m, a linear inclination is assumed, resulting in a lasing-width of  4:2m. To achieve
such vertical sidewalls, a two stage milling process (two dierent beam currents) was
necessary, which would not have been possible without the accurate re-alignment ca-
pabilities of the FIB technique. The pattern le is indicated by dashed rectangels in
Figure B.1a. The central 204:2m2 large pattern was rst milled with a FIB current
of 1.5nA, 4nm spacing, 0.01ms dwell time and 15 exposure loops (area dose 1.4C/cm2,
exposure mode meander in V direction). The sidewalls were bulged after this millingAppendix B Application of prototyping technique to non-graphene devices 143
due to redeposition. Thus, in a second milling step, the edge patterns (compare Fig-
ure B.1a) were milled with a beam current of 80pA, 4nm spacing, 0.01ms dwell time
and 30 exposure loops (area dose 0.15C/cm2, exposure mode meander in V direction).
The two edge patterns extend 250nm to the outside of the center pattern, with a width
of 950 and 500nm for the left and right pattern, respectively. The increased width of
the left pattern was necessary. With only 500nm width, a lamella would remain at
the bottom of the trench. The dierence between the left and right side is due to the
meander scan direction from left to right.
In total, more than ten devices were modied as mentioned above, with a yield of
100% and without any alignment issues. The main challenge was instead to obtain
optimal milling conditions.
B.2 Patterning of gratings in waveguide structure
A second non-graphene application for the protoyping technique was to accurately mill
two double-gratings into a waveguide with a distance of 20m. The waveguide was
developed and fabricated by Taha Ben Masaud from the University of Southampton
[159]. Part of such a waveguide is shown in Figure B.2a, comprising the two milled
double-gratings. The distance of the fabricated devices of 20.33m is just slightly larger
than the target value. A closeup view of one such double-grating is shown in Figure B.2b.
The trenches are 120nm wide with a gap of 160nm. The target width was 150nm;
however, it was decided to rst measure the gratings obtained, before trying to further
optimize the conditions. To achieve the clearly dened trenches, four narrow rectangles
were dened in the pattern le (6  0:1m2 with 170nm distance). The exposure
conditions were 10pA beam current, 10nm spacing, 0.1ms dwell time and 100 exposure
loops. The exposure mode was meander mode in V dirction, and the total exposure
time for the four trenches was just below 10 minutes. During milling an initial drift
eect was observed (see Figure B.2b), which might be due to surface charging. Luckily,
the drift direction was exactly aligned with the V axis of the pattern le and was thus
no problem.
After measuring the device it became evident that FIB-milled grating would not
help to achieve the required device performance, no matter how accurately milled. The
reason is that implanted Ga+-ions result in signicant optical absorption (similar to all
metal ions). This route was thus not further pursued. Nevertheless, the obtained milling
results demonstrate the high accuracy which can be achieved by the FIB technique. The
full process, including milling conditions development, took less than 8 hours in total.144 Appendix B Application of prototyping technique to non-graphene devices
wave guide
milled gratings
(a)
drift
120 nm
160 nm
(b)
Figure B.2: FIB milling of gratings into optical wave guide. (a) SEM micrograph
of milled device. Two double-gratings were milled with a inner target distance
of 20m. (b) Close-up of milled double grating. On top of the grating, evidence
for drift is visible. The trenches are 120nm wide with a 160nm gap in between.Appendix C
Supplementary information for
PECVD growth and device
fabrication
C.1 Silicon wafer specications
The specications of the crystalline silicon wafers used in the PECVD growth work are
given below. All wafers used are from the same batch (received in the same sealed box).
Manufacturer: IDB Technologies Ltd
Wafer material: Si
Wafer type: Prime, SSP
Orientation: [110]
Diameter: 150mm
Polished: front side
Thickness: 640-675m
Doping: n (P)
Resistivity: 1-20
cm
C.2 NCG sample dicing pattern and sample marking
In Subsection 4.3.2 on page 70 it is mentioned that the 150mm wafer were diced to obtain
four 4040mm2 samples. The dicing pattern to achieve this is shown in Figure C.1. The
four full samples are obtained from the center of the wafer for highest lm uniformity.
The numbers 1-12, visible in Figure C.1, represent the sample numbering. After the
wet thermal oxidation but prior to the NCG depositon, identiers were laser engraved
into the back side of the samples. This greatly helps to track samples and avoid possible
confusion. The identiers are in the form MSxYY Z where YY is a wafer number and Z
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is a number from 1 to 12, as shown in Figure C.1. The sample upper left of the center
(marked 1) on wafer 14 would thus become MSx14 1.
wafer
outline
40 mm
40 mm
35 mm
29.27 mm
1 2
3 4
5 6
7
8
9 10
11
12
Figure C.1: Dicing pattern according to which 150mm wafers are diced. Four
complete 40  40mm2 samples are obtained. The numbers 1 to 12 refer to the
identiers which were laser engraved prior to NCG deposition. The orientation
of the numbers is as seen from the back side of the wafer.
C.3 NCG membrane sample dicing pattern
As described in Section 4.4 on page 70, the 4040mm2 samples are diced into 20 pieces
with a size of 108mm2. Only half of the samples contain usable patterns. Figure C.2
contains the used dicing pattern together with a simplied pattern structure.
10 mm
8 mm
40 mm
4
0
 
m
m
part of pattern
not used
Figure C.2: Dicing pattern used for NCG membrane devices. A simplied
pattern structure is shown for reference.Appendix C Supplementary information for PECVD growth and device fabrication 147
C.4 Lithography mask used for suspended beam and top
gated structures
The lithography mask, used for the fabrication of the suspended beam and top gate
structures, is shown in Figure C.3. It has total dimensions of 4040mm2 and is located
on a 700 chrome mask that contains patterns of dierent contributors.
The mask comprises elements in six columns and seven rows. By aligning dierent
patterns onto the same spot on a sample, a multi-mask process is possible. The patterns
labeled Mask 1 and Mask 2 were used for the suspended beam process (see Section 4.5 on
page 74), and the respective patterns of Row 5 are shown in greater detail in Figure 4.6 on
page 76. For the top gated structures, mentioned in Section 4.6 on page 82, additionally
Mask 3 and Mask 4 were used. Detailed illustrations of the patterns from Row 2 are
shown in Figure 4.15 on page 76.
The mask comprises additionally alignment marks at the top and bottom, which allow
the mask to be shifted left or right by single or double column spacing. The resolution
test patterns, located on top and bottom of the vertical beam, are used to assess process
resolutions.148Appendix C Supplementary information for PECVD growth and device fabrication
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Mask 1 Mask 2 Mask 4 Mask 3
40 mm
4
0
 
m
m
Figure C.3: Full optical chrome mask used for suspended beams (see Section 4.5
on page 74) and top gated devices (see Section 4.6 on page 82). Only the features
labeled Mask 1{4, alignment marks and resolution test patterns are used.Appendix C Supplementary information for PECVD growth and device fabrication 149
C.5 Full-wafer NCG deposition results
C.5.1 Ellipsometry
The ellipsometer results for wafers MSx12, MSx13, MSx14 and MSx16 had been discussed
in Section 3.3.1 on page 51. The remaining four results for wafers MSx15, MSx17, MSx18
and MSx19 are shown in Figure C.5.
The NCG thickness was probed at 180 locations on the 150nm wafer in a circular
pattern with an oset of 5mm from the wafer edge. This data was then tted using the
software CompleteEASE to a model consisting of three layers with two interfaces. The
model and the relevant parameters are shown in Figure C.4.
1
2
3
silicon substrate
thermal oxide
NCG
built-in model:
built-in model:
built-in model: B-Spline
Use KK mode = ON
Force E2 positive = ON model options:
thickness
E Inf
IR Amp
ﬁt parameters:
SIO2_JAW
thickness ﬁt parameter:
Si_JAW
Figure C.4: Ellipsometer tting model for NCG on thermal oxide used in Com-
pleteEASE.150Appendix C Supplementary information for PECVD growth and device fabrication
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(b) MSx17
10.0
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6.0
7.0
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7.00
2.5
3.25
4.00
4.75
5.50
6.25
(d) MSx19
Figure C.5: NCG thickness on wafer MSx15, MSx17, MSx18 and MSx19 measured
by ellipsometry. NCG thickness scale is in nm. The solid circle indicates the
dimensions of the 150nm wafer. Inner 100mm size is indicated. Average NCG
thickness values and calculated non-uniformities are provided in Table 3.3 on
page 53.Appendix C Supplementary information for PECVD growth and device fabrication 151
C.5.2 Raman mapping results
Raman mapping results for four wafers were discussed in Section 3.3.2 on page 54.
Remaining results are shown below in Figure C.6 and C.7.
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Figure C.6: Raman I(D)/I(G) mapping results for wafer MSx15, MSx17, MSx18
and MSx19. For location of the 40  40mm2 areas on the 150mm wafers see
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Figure C.7: Raman I(2D)/I(G) mapping results for wafer MSx15, MSx17, MSx18
and MSx19. For location of the 40  40mm2 areas on the 150mm wafers see
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C.5.3 AFM results
Results for four wafers were discussed in Section 3.3.3 on page 57. Remaining results
are shown in Figure C.8 below.
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Figure C.8: NCG topography for wafers MSx13, MSx15, MSx17 and MSx19 ac-
quired by contact mode AFM close to wafer center. RMS values are given in
Table 3.3 on page 53.155
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